

## Introduction To Semiconductor Theory.

Solids can be classified upon their electrical conductivity.

Insulators:- Insulators are the substances that do not allow flow of carriers through them.

Ex: wood, glass, diamond.

Atoms have tightly bound electrons that are static and do not move.

Conductors:- are materials that allow current to flow through it. Charge carriers electrons move easily from atom to atom. It offers little or no resistance to flow of current.

Ex: metals, ~~like~~ salt.

Semiconductors:- Materials having properties between conductors and an insulator.  
ex: Germanium, Silicon.

### Semiconductors :-

→ Resistivity of semiconductor is less than insulator but more than conductor.

→ With increase in temperature

resistivity decreases, hence conductivity increases.

→ Suitable impurity like Gallium, Arsenic can be added to semiconductors to change towards conductor.

### Types of Semiconductor

→ Intrinsic Semiconductor :- Semiconductor

in a pure form. Ex: Germanium (Ge), Silicon (Si)

→ Extrinsic Semiconductor :- Impurities are added to

like Ge, Si added to semiconductor is called Extrinsic Semiconductor

The process of adding impurities is called Doping.

Impurity can be trivalent (3-valence  $e^-$ ) or pentavalent (5-valence  $e^-$ ).

### Types of Extrinsic Semiconductor

→ N-Type :- When a small amount of pentavalent impurity is added

to pure semiconductor then it is called N-type.

Here electrons are majority carriers


and holes are minority carriers.

→ P-type :- When a small amount of trivalent impurity (Boron, Al) is added to pure semiconductor then it is p-type semiconductor. Here holes are majority charge carriers and electrons are minority carriers.

Note: In n-type semiconductor current is due to flow of electrons. In p-type semiconductor current is due to flow of holes.

### P-n junction

A p-type semiconductor & n-type semiconductor brought together and system is heated to temp of  $500^{\circ}\text{C}$  & then temp is lowered to form a single slab. This is called p-n junction.



p-type has holes as majority carriers. n-type has electrons as majority carriers. Due to concentration gradient

On both the material, holes move towards n-side & electrons from n-side move towards p-side.

This process is called diffusion.

The junction formed between p- and n-type is called pn junction.


The electrons from n-type move to p-type recombine with holes and become -ve charged immobile ion.

The holes from p-type move to n recombine with electrons and become +ve charged immobile ion.

Thus immobile ions are formed across the junction.

These immobile ions form a layer across the junction called the depletion layer.

This layer prevents further movement of charges across the junction.



Depletion layer

operation of pn junction is under 3 diff cases

→ No Bias

→ Forward Bias  
→ Reverse Bias


→ No Bias: Under no bias condition

potential barrier is created across the junction. This potential prevents further movement of charge carriers across the junction.

→ Forward Bias:

Pn junction diode:


The term diode refers to two-terminal device.



Symbolic representation of diode:


It has two terminals anode and cathode. Anode refers to +ve terminal & cathode refers to -ve terminal.

Symbol of Pn diode:




## → Forward Bias :-


Diode is said to be forward bias when positive terminal of battery is connected to p-type and negative terminal of battery is connected to n-type.




## → Reverse Bias :-

Diode is said to be reverse bias when anode is connected to -ve terminal of battery & cathode is connected to +ve terminal of battery.






V-I Characteristics of diode:



→ Diode Approximations:

Diode has low resistance under forward bias and high resistance under reverse bias.


Ideal Diode: This has zero forward resistance and zero cut in voltage.



Ideal diode.

### → Practical diode:-

In practical diode such as Si the cut in v<sub>tg</sub> is 0.7V, & for Ge cut in v<sub>tg</sub> is 0.3V!



### → Zener diodes:-

When a diode is reverse biased, very small current flows due to minority carriers. If reverse bias is increased junction breaks down and current increases.

This results in breakdown of pn junction diode.

A pn junction silicon diode which is heavily doped & designed




to operate under reverse bias condition is called Zener diode.

Such diodes are stable over wide range of currents, but maintain constant vty' across the device.


In Zener diode reverse current is limited by external resistor.

Symbol of Zener diode :-



## Module 1: Power Supplies:-

All electronic circuits require a source of regulated d.c. at voltages between 5V & 30V. In some cases this supply can be derived directly from batteries (ex: 6V, 9V, 12V). In many cases it is desirable to make use of standard a.c. mains.



Block diagram of dc power supply is as shown.

Input mains is at relatively high  $V_{tg}$ , a step down transformer of appropriate turns ratio is used to convert it to low  $V_{tg}$ .

This low  $V_{tg}$  is then rectified using diodes to produce dc output.

This dc o/p is then filtered to get smoothed o/p.

→ Step Down Transformer: It is a device

that has two coils windings: primary & secondary used to convert high  $V_{tg}$  (230V/50Hz) to low ac  $V_{tg}$ .

→ Rectifier: It is a device with one

or more diodes. It converts secondary ac  $V_{tg}$  to pulsating dc.

→ Smoothing filter: It is a filter

used to remove fluctuations (ripples) in rectifier o/p ex: Capacitor filter, LC filter.

→ Voltage Regulator: Circuit which provides constant dc  $V_{tg}$ .

## Rectifiers:-

Semiconductor diodes are used to convert ac to dc. Such devices are called Rectifiers.

There are diff types of rectifiers  
 Half wave Rectifier (HWR)  
 Full wave Rectifier (FWR)  
 Bridge Rectifier.

### → Half wave Rectifier:-





fig shown half wave rectifier.  
 Mains voltage 240V is applied to the primary of a step down transformer (T1). The secondary of T1 steps down 240V rms to 12V r.m.s. The turns ratio is 20:1.  
 So  $\frac{240}{20} = 12 \text{ V r.m.s.}$  obtained at secondary of the transformer

### During +ve half cycle of $i_p$ :-


During +ve half cycle of  $i_p$  diode conducts. It acts as

closed switch. It allows current to flow through it. O/P is +ve half cycle.




+ve half cycle

During -ve half cycle of o/p diode is reverse biased. It is open current will not flow. O/P across  $R_L$  is zero.



-ve half cycle


The o/p of HWR is



The switching action of diode results in pulsating dc o/p. Since the mains supply is 50Hz

the o/p across  $R_L$  is also 50Hz.  
The Si diode will drop 0.6-0.7 during forward bias.

→ Analysis during the half cycle:-



Actual o/p across the load.

Secondary of  $T_1$  12V rms.

peak v<sub>tg</sub> across secondary

$$\begin{aligned} V_{\text{peak}} &= V_{\text{rms}} \times \sqrt{2} \\ &= 12 \times \sqrt{2} \\ &= 16.96 \approx 17V. \end{aligned}$$

$$V_{\text{peak}} = 17V.$$

diode drop is 0.6 - 0.7V.

$$\text{so } 17 - 0.7 = 16.3V.$$

Actual o/p across the load is  
16.3V

Example:- A main transformer

having turns ratio of 11:1 is

connected to 220V rms mains supply.  
If secondary o/p is applied to  $R_L$

determine peak vltg across the load.


Solution:

$$V_s = \frac{220V}{11} = 20$$

$$\text{peak vltg } V_{\text{peak}} = 20 \times \sqrt{2} = 7.07V$$

Voltage across the load is  
 $7.07 - 0.7 = \underline{\underline{6.3V}}$

→ HWR with Reservoir Capacitor:




HWR circuit can be improved by adding a capacitor.

The o/p from the diode will charge the capacitor  $C_1$ . The capacitor is connected in parallel to  $R_L$ . It is used to remove fluctuations (ripples or ac) present in rectified o/p.

The capacitor  $C_1$  charges to 6.3 V at the peak of the half cycle. The voltage across  $R_L$  is same as  $C_1$ .

During the half cycle of secondary vltg diode is forward

biased  $C_1$  charges as rectifier o/p v<sub>g</sub> increases to peak value (16.3V).  
 When rectifier o/p starts to decrease  $C_1$  discharges slowly through  $R_L$  until next +ve half cycle.




Discharging time of  $C_1 = R_L \times C_1$ .

charging time of  $C_1$  to the peak  $R_{series} \times C_1$

$$R_{series} = R_{secondary} + R_{diode} + R_{wiring\ connections}$$

Further refinement can be done by employing additional component  $C_2$  &  $R_1$  acts as filter to remove the ripples.



R-C Smoothing filter



The amount of ripple reduced by a factor equal to

$$\frac{x_c}{\sqrt{R_1^2 + x_c^2}}$$

Example:- The RC smoothing filter in a 50Hz main operated half wave rectifier circuit consists of  $R_1 = 100\Omega$  &  $C_1 = 1000\mu F$ . If 1V of ripple appears at the O/P of the circuit determine the ripple at the O/P.

Sol<sup>n</sup>:-  $x_c = \frac{1}{2\pi f C_1} = \frac{1}{2 \times 3.14 \times 50 \times 1000 \times 10^{-6}}$

$$x_c = \underline{\underline{3.18}}$$

$$V_{\text{ripple}} = 1V \times \frac{x_c}{\sqrt{R_1^2 + x_c^2}}$$

$$= 1 \times \frac{3.18}{\sqrt{(100)^2 + (3.18)^2}}$$

$$= \underline{\underline{32mV}}$$

## → Capacitor as Reservoir:

$C_1$  is referred as Reservoir capacitor. It stores charge during +ve half cycle and releases during -ve half cycle. Thus maintain constant o/p v<sub>tg</sub> across  $R_L$ .


The ripples at the o/p can be reduced by choosing larger  $C_1$  value.

## → Limitations of C-filter:

If the capacitor value is increased to a high value, the amount of current reqd to charge capacitor will be high. Diodes are subjected to high currents. So there is limit on increasing capacitor value.

## → Improved Ripple Filter:

A further improvement can be achieved by using an Inductor (L) instead of resistor ( $R_1$ ) in the smoothing circuit.



$L_1$  exhibits high value of inductive reactance while  $C_1$  exhibits low value of capacitive reactance.

So  $L_1$  bypasses remaining ac components.

$C_1$  bypasses most of ac components.  $L_1$  allows most of dc components.

This combined effect reduces amplitude of the ripple.

Example: The LC smoothing filter

in a 50 Hz mains operated HWR circuit consists of  $L_1 = 10\text{ H}$ ,  $C_1 = 1000\ \mu\text{F}$ . If 1 V of ripple appears at the o/p of circuit, determine the amount of ripple appearing at the o/p.

Sol<sup>n</sup>:

$$X_C = \frac{1}{2\omega C} = \frac{1}{2 \times 3.14 \times 50 \times 1000 \times 10^{-6}}$$

$$X_C = \underline{\underline{3.18}}$$

$$X_L = 2\omega L$$

$$= 2 \times 3.14 \times 50 \times 10$$

$$= \underline{\underline{3140}}$$

$$V_{\text{ripple}} = 1\text{ V} \times \frac{X_C}{X_C + X_L}$$

$$= 1\text{ V} \times \frac{3.18}{3.18 + 3140} = 0.001\text{ V or } \underline{\underline{1\text{ mV}}}$$

Note  $\pm$  1. Low Capacitance reactance - when  $f$  approaches  $\infty$ , it acts as perfect conductor

2. When  $f \rightarrow 0$  Capacitance reactance will increase & acts like huge resistance.

→ Full Wave Rectifiers:

There are 2 types


→ Biphase or Center Tapped full wave Rectifier

uses two diodes and center tapped transformer.

→ Bridge full wave Rectifier: uses four diodes & ordinary transformer


→ Bi-phase Rectifier:

The a.c main 240V is applied to primary of T1 which has two identical secondary windings each providing 12V rms



$$\frac{240}{20} = 12$$


for turns ratio of 20:1.



- On +ve half cycle point A is the w.r.t point B. Similarly point B is -ve w.r.t point C. So  $D_1$  will be forward bias acts like closed switch.  $D_2$  is reverse bias and is open switch.  $D_1$  alone conducts for +ve half cycle.
- On -ve half cycle point A is -ve w.r.t to point B. Similarly point B is -ve w.r.t point C. So  $D_2$  will be FB. acts like closed switch.  $D_1$  is reverse bias.  $D_2$  alone conducts for -ve half cycle.
- The W/F's are as shown above.

Note :- ① V<sub>peak</sub> produced by each of secondary windings  $17 - 0.7 = 16.3V$ .

## → Bi phase Rectifier with C-filter:-




When  $D_1$  conducts  $C_1$  charges to peak 16.3V of the +ve half cycle. When  $D_2$  is in non-conducting state  $C_1$  discharges slowly through  $R_L$ .

When  $D_2$  conducts  $C_1$  charges to peak of -ve half cycle and  $C_1$  starts to discharge.

## → Bridge Rectifiers:-

Bridge rectifier ckt employs 4 diodes but only 2 diodes conduct during each half cycle. The ac mains 240V is applied to primary of T1 & secondary windings provide 120 rms.



During the half cycle diodes D1 & D2 conduct.



During the -ve half cycle diodes D3 & D4 conduct.

The op across load is that  $C$  is as shown.

The op with  $C$  charging & discharging op is shown above.

## → Voltage Regulator:

Voltage regulator is a device by which op vtg  $V_o$  is maintained constant regardless of change in op vtg or  $R_L$ . The circuit of Zener diode as voltage regulator is shown.



$$(I_Z = 2-5 \text{ mA})$$

The series resistor  $R_s$  is connected in the circuit to limit the current through Zener diode to a safe value.

When  $R_L$  is connected, Zener current  $I_Z$  will reduce as current ( $I = I_Z + I_L$ ) is split into load  $R_L$ . O/P vtg  $V_o$  remains constant until regulation fails at point B produces lower than  $V_Z$  vtg.

$$V_Z = \frac{V_{in} R_L}{R_L + R_s}$$

$V_{in \text{ Max}}$  is unregulated i/p vtg.  
value of  $R_s$



$$R_{smax} = R_L \cdot \left( \frac{V_{in}}{V_Z} - 1 \right)$$

The power dissipated in Zener diode  $P_Z = I_Z V_Z$ .

$$R_{smin} = \frac{V_{in} - V_Z}{I_Z}$$

$$R_{smin} = \frac{V_{in} - V_Z}{(P_{Zmax} / V_Z)}$$

$$R_{smin} = \frac{V_{in} V_Z - V_Z^2}{P_{Zmax}}$$

→ A 5V Zener diode has a max rated power dissipation of 500mW. If diode is to be used in simple regulator ckt to supply a regulated 5V to a load having a resistance of 400Ω. Determine suitable value of series resistor for operation in conjunction with a supply of 9V.

Sol  $\rightarrow$   $R_{smax} = R_L \left( \frac{V_{in}}{V_Z} - 1 \right)$

$$= 400 \left[ \frac{9}{5} - 1 \right]$$

$$= \underline{\underline{320\Omega}}$$

$$R_{smin} = \frac{V_{in}V_2 - V_2^2}{P_{2max}}$$

$$= \frac{(9 \times 5) - 25}{0.5} = \underline{\underline{40\Omega}}$$

Suitable value of  $R_s$  would be.  
40Ω - 320Ω

### → O/P Resistance and Voltage Regulation

In a perfect power supply, o/p voltage would remain constant regardless of current taken by the load. However o/p voltage falls as load current increases.

So ideally power supply should have zero internal resistance.

This internal resistance appears at the o/p of supply. It is defined as ratio of change in o/p voltage to change in o/p current.

$$R_o = \frac{\text{change in o/p voltage}}{\text{change in o/p current}} = \frac{dV_o}{dI_L}$$

$dV_o$  - small change in o/p voltage  
 $dI_L$  - small change in o/p current.

## → Regulation of power Supply:-

Regulation of power supply is

$$\text{regulation} = \frac{\text{change in o/p v/tg}}{\text{change in i/p v/tg}} \times 100.$$

Ideally value of regulation should be very small.

Simple Zener diode regulators have values of regulation 5% to 10%.

→ The following data were obtained during a test carried out on a dc power supply

Load test

o/p v/tg (no-load) = 12V.

o/p v/tg (2A load current) = 11.5V.

Regulation Test

o/p v/tg (main o/p 220V) = 12V.

o/p v/tg (main o/p 200V) = 11.9V.

Determine equivalent o/p resistance of power supply.

Regulation of power supply

$$R_o = \frac{\text{change in o/p v/tg}}{\text{change in o/p current}}$$

$$= \frac{12 - 11.5}{2 - 0} = \frac{0.5}{2} = 0.25 \Omega$$

$$\text{Regulation} = \frac{\text{change in opvoltage}}{\text{change in ipvoltage}} \times 100.$$


$$= \frac{12 - 11.9}{220 - 200} \times 100$$

$$= \underline{\underline{0.5\%}}$$

### → Voltage Multipliers :-

Voltage multiplier is a modified capacitor filter that delivers a dc voltage twice or three<sup>more</sup> times of peak value of the  $\hat{v}_p$  acvoltage. Such power supplies are used in cathode ray tubes (picture tubes in TV receivers, oscilloscopes and computer display).

### → Voltage Doubler :-



The circuit diagram for full wave voltage doubler is as shown.

Initially all capacitors stored 0V.  
 During +ve half cycle of OP  
 Signal  $V_{in}$ ,  $D_1$  is forward biased  
 Conducts, charges the capacitor  $C_1$   
 to peak vltg of  $V_{peak}$ .  $D_2$  is  
 reverse biased.

During -ve half cycle of OP  
 Signal  $V_{in}$   $D_2$  is forward biased  
 & charges capacitor  $C_2$  to peak  
 vltg.


The OP vltg will be equal  
 to total voltages across  $C_1$  and  $C_2$ .

$$V_{out} = V_{peak} + V_{peak} = 2V_{peak}$$

Note: If diodes are not ideal than  
 opvt will be  $2V_{peak} - \text{drop across}$   
 diodes.

Voltage Tripler:

Voltage Tripler:



The voltage tripler produces 3 times the  $V_{in}$  vtg.

Assume all capacitors store 0V.

During +ve half cycle,  $D_1$  conducts and  $C_1$  gets charged to  $V_{in}$ .  $C_1 = V_{in}$

During -ve half cycle,  $D_2$  is forward biased and  $D_1$  is reverse biased.  $C_2$  gets charged with voltage of  $C_1 (V_{in})$ .  
So  $C_2 = 2V_{in}$ .

During second positive half cycle diode  $D_1$  and  $D_3$  conducts.  $D_2$  is RB.  $C_2$  charges  $C_3$  up to  $2V_{in}$ . Across  $C_1$  it is  $V_{in}$ .

So total vtg  $V_{in} + 2V_{in} = 3V_{in}$

## → Amplifiers:

Amplifier is an electronic circuit which increases the amplitude of its i/p signal without changing other parameters.

## → Types of Amplifiers:

### → AC Coupled Amplifiers:-

Stages are coupled in such a way that DC levels are blocked and only AC components are transferred from stage to stage.

### → DC Coupled Amplifiers:-

In DC or direct coupled both ac and dc components are transferred from stage to stage.

### → Large Signal Amplifiers:-

Designed for large signal  
1V - 100V.

### → Small Signal Amplifiers:-

Designed for low-level signals

less than 10.

### → Audio freq Amplifiers:-

operate in band of freq's  
20Hz - 20kHz.

### → Wide Band Amplifiers:-

Amplify signals over wide range of freq's few tens to Megahertz.


### → Radio freq Amplifiers:-

operate in band of freq's  
100kHz to 1GHz

### → Low noise Amplifiers:-

Designed so that they contribute negligible noise. Operate with small signal levels less than 0mV.

### → Block Diagram of an Amplifier:-





Block diagram of amplifier showing  $V_{ip}$  and  $V_{op}$  voltages and currents.

→ Amplifier parameters:

Gain: Gain is the amount of amplification. It can be  $V_{tg}$  gain, current gain or power gain.

In general Gain is ratio of output and  $V_{ip}$  represented by  $A$ .

Voltage gain is ratio of  $V_{op}$  to  $V_{ip}$ .

$$A_v = \frac{V_o}{V_{in}}$$

Current gain is ratio of  $V_{op}$  current to  $V_{ip}$  current.

$$A_i = \frac{I_{out}}{I_{in}}$$

Power gain is ratio of  $V_{op}$  power to  $V_{ip}$  power.

$$A_p = \frac{P_{out}}{P_{in}}$$

Power is product of current and voltage  $P = IV$

$$A_p = \frac{P_{out}}{P_{in}} = \frac{I_{out} V_{out}}{I_{in} V_{in}}$$

$$= \frac{I_{out}}{I_{in}} \times \frac{V_{out}}{V_{in}}$$

$$A_p = A_I \times A_V$$



Example: An amplifier produces an o/p voltage of 2V for an i/p of 50mV. If i/p and o/p currents are 4mA and 200mA respectively.

Find  
 voltage gain  
 current gain  
 power gain.

$$A_V = \frac{V_o}{V_{in}} = \frac{2}{50mV} = \underline{\underline{40}}$$

$$\text{Current gain } A_g = \frac{I_{out}}{I_{in}} = \frac{200 \text{ mA}}{4 \text{ mA}}$$

$$A_g = \underline{\underline{50}}$$

$$\text{power gain} = A_g \times A_v = 40 \times 50 = \underline{\underline{2000}}$$

→ Input Resistance  $(R_{in})$ . It is defined as ratio of i/p v/tg to o/p current. Expressed in  $\Omega$ .

→ o/p. Resistance  $(R_o)$ . It is defined as ratio of o/p v/tg to o/p current. measured in  $\Omega$ .


→ Freq Response: It is the graph plotted for gain versus o/p freq.

The freq response is measured in terms of upper  $(f_2)$  & lower  $(f_1)$  cut off freq's of the amplifier.


These freq's are calculated as follows.

O/p power dropped to 50% or v/tg gain dropped to 70.7%.

of its mid value.



Output power v/s freq.



→ Bandwidth: (BW) of an amplifier


is difference between upper and lower cut off freqs. ( $f_2 - f_1$ )

The range of freq's within a band is known as BW.

Example:

Audio amplifiers have a flat freq response over the audio range of freq's from 20Hz-20kHz. This range of freq's for an audio amplifier is called BW.

Determine the mid band vty gain and upper and lower cut off freq's for the amplifier whose freq response is



Sol<sup>n</sup>  $A_{max} \approx 35$

$$0.707 \times A_{max} = 35 \times 0.707 = 24.7$$

$f_1$   $f_2$  are noted down.

$$BW = f_2 - f_1$$


→ Phase Shift

Phase shift is phase angle b/w the  $e_p$  and  $o_p$  vty.

measured in degrees  
 Measurement is carried out in mid band.

Conventional Single Stage transistor amplifiers provide phase shifts of  $180^\circ$  or  $360^\circ$ .

Transistor As an Amplifier:



Single Stage Amplifier

Transistor is connected in common emitter configuration.  
 $C_1$  couples i/p to base of transistor.  
 $C_2$  couples o/p from collector to load.  
 $C_E$  - emitter bypass capacitor provides low reactance path.  
 $R_1, R_2, R_E$  &  $R_C$  provide biasing to make transistor operate in active region.

~~The flow of current  $I_c$  through collector is~~  
 When ac i/p signal is given to base of transistor

emitter base junction is forward biased & collector base junction is reverse biased.

Hence there is flow of emitter current  $I_E$ , base current  $I_B$  & op current  $I_C$ .

As large  $I_E$  flows through  $R_C$ , it results in large op at the load.

So op is amplified. Transistor works as an amplifier in active region. The phase shift at the op is  $180^\circ$ .

→ Feed Back!

If op some part of op is connected back to ip, it is called feed back.

If op is not connected to ip then it is called open loop system.

If there is feed back then it is called closed loop system.


2 types of feed back  
 → positive flb  
 → negative flb

positive flb! op is fed back in such a way so as to

reinforce the i/p.

negative flb: o/p is fed back to i/p such a way so as to subtract from it.

→ Amplifier with feedback:



$v_{in}$  is the o/p. to amplifier  
 $v_o$  is the o/p with a phase shift of  $180^\circ$ . This o/p  $v_o$  is fed back to o/p of amplifier through flb network.  
 $v_f$  is the o/p of flb network



$$V_f = \beta V_o$$

Now

Gain of amplifier without  
fb is  $A = \frac{V_o}{V_{in}}$

$$V_o = A V_{in}$$

Now  $V_{in} = V_f = V_s$  ,  $V_{in} = V_s - V_f$

$V_s = V_{in} + \beta V_o$  is the eqn to  
amplifier with fb.

$$V_o = A V_{in}$$

$$= A (V_s - \beta V_o) \quad V_o = A (V_s - \beta V_o)$$

$$V_o = A V_s - A \beta V_o \quad V_o = A V_s - A \beta V_o$$

$$V_o (1 + A \beta) = A V_s \quad V_o (1 + A \beta) = A V_s$$

$$\frac{V_o}{V_s} = \frac{A}{1 + A \beta} \quad \frac{V_o}{V_s} = \frac{A}{1 + A \beta}$$

$\frac{V_o}{V_s}$  is gain of amplifier  
with fb.

$$\frac{V_o}{V_s} = A_f = \frac{A}{1 + A \beta}$$

A is open loop gain of amplifier.  
 $\beta$  is f/b factor.

Example:

→ An amplifier with negative feedback applied has open loop gain of 50 & one-tenth of its output is fed back to its input ( $\beta = 0.1$ ).  
 Determine overall vty gain with negative f/b applied.

$$A_f = \frac{A}{1 + A\beta} = \frac{50}{1 + 50 \times 0.1} = \underline{\underline{8.33}}$$

→ In above ex amplifier open loop vty gain increases by 20%.  
 Determine the % decrease in overall vty gain.

Sol<sup>n</sup>: new vty gain is

$$A_0 = A_0 + 0.2 A_0 = 50 + 0.2(50) = \underline{\underline{60}}$$

• vty gain with -ve f/b.

$$\frac{A_0}{1 + A_0\beta} = \frac{60}{1 + 60(0.1)} = \underline{\underline{8.57}}$$

∴ increase in voltage gain

$$= \frac{8.57 - 8.33}{8.33} \times 100$$

$$= \underline{\underline{2.88\%}}$$

→ An integrated ckt that produces an open-loop gain of 100 to be used as basis of an amplifier having a precise voltage gain of 20. Determine amount of feedback reqd.

$$A_f = \frac{A_v}{1 + \beta A_v} = \text{closed loop gain}$$

$$A_o = 100$$

$$A_f = 20$$

$$\beta = \frac{1}{A_f} - \frac{1}{A_o}$$


$$= 0.05 - 0.01$$

$$\boxed{\beta = 0.04}$$

## Multistage Amplifiers:

In order to provide sufficiently large values of gain, number of interconnected stages are connected within an amplifier.


O/P of first stage is connected to I/P of second stage through a suitable coupling.



Overall gain is product of individual stage gain

$$A_v = A_{v1} \times A_{v2} \times A_{v3}$$


When gain increases BW reduces. BW of multistage will be less than individual stage BW.



2-Stage RC Coupled amplifier


## Different Types of Coupling:

Signals can be coupled between individual stages of multi-stage amplifier.



In this coupling method stages are coupled together using capacitors and resistors. Capacitors provide low reactance to the signal.


→ L-C Coupling:



In this coupling inductors are used for coupling the stages.


Inductors offer high reactance to the signal.

## Transformer Coupling



Stages are coupled through transformer

## Direct Coupling:



Stages are coupled only using resistance

## Problems:

The full measurements are made during test on an amplifier.

$$V_{in} = 250 \text{ mV}, \quad I_{in} = 2.5 \text{ mA}, \quad V_{out} = 100$$

$$I_{out} = 400 \text{ mA}$$

find vtg gain, current gain, power gain,  $Z_{in}$  resistance


$$\text{Vtg gain } A_v = \frac{V_{out}}{V_{in}} = \frac{100}{250 \text{ mV}} = 400$$

→ Op Amp Configuration / Op Amp Circuits

→ Inverting op-amp


Y/P  $V_{in}$  is applied to inverting terminal of opamp and non-inverting terminal is grounded.

o/p is inverted version ( $180^\circ$ ) of i/p  $V_{in}$ .



$$V_{out} = V_{in} \left( \frac{-R_f}{R_{in}} \right)$$

→ Non-Inverting op-amp




If signal  $V_{in}$  is applied to non-inverting terminal of an opamp. Inverting terminal is grounded.  $V_{op}$  is amplified and  $0^\circ$  phase shift.

$$V_o = V_{in} \left[ 1 + \frac{R_f}{R_{in}} \right]$$

### → Differential Amplifier:


If  $V_{in}$  is given to both the terminals of opamp.  $V_{op}$  is amplified version of difference between two  $V_{in}$  signals  $V_1$  and  $V_2$ .



$$V_{out} = V_2 - V_1$$



## → Voltage follower opamp



$$V_{out} = V_{in}$$

It is called as v/f follower. So  
 o/p is connected back to i/p  
 so that feedback is 100%

## → properties of voltage follower:


Voltage gain = 1

i/p Impedance  $R_{in} = \infty$

o/p Impedance  $R_{out} = 0$

## → Differentiator Amplifier:


It produces o/p  $V_{out}$  proportional to rate of change of i/p  $V_{in}$ . It is an inverting amplifier that uses capacitor.



for a square wave IP  
 pulses  
 $V_{out} = -RC \frac{dV_{in}}{dt}$

→ Integrator Amplifier:-

It produces an OP v<sub>o</sub> proportional to integral of IP v<sub>in</sub>




It uses \$R\$ in series with \$V\_{in}\$. Capacitor is connected in feedback.

$$V_o = -\frac{1}{RC} \int_0^t V_{in} dt$$

## → Comparator:-

Opamp voltage comparator compares magnitude of two voltages (i/p's) and determines which is larger of the two.




Opamp is given two i/p's  $V_{in}$  and  $V_{ref}$ .

When  $V_{in}$  is less than  $V_{ref}$  o/p will be negative power supply i.e.  $-V_{cc}$ .

When  $V_{in}$  is greater than  $V_{ref}$  o/p will be positive ( $+V_{cc}$ ).


$$V_{in} < V_{ref} \quad V_o = -V_{cc}$$

$$V_{in} > V_{ref} \quad V_o = +V_{cc}$$



opamp comparator is a device whose o/p is dependent on value of o/p voltages.

→ Summing opamp:-





The Summing circuit is as shown. I/p's are given to inverting terminal. o/p vty is proportional to algebraic sum of  $\sqrt{o/p}$  vty's  $V_1$  and  $V_2$ .

$$V_{out} = - (V_1 + V_2)$$

→ Effect of I/p and feedback capacitors

By selecting appropriate values of capacitor freq response of inverting opamp may be easily modified.



Lower cut off freq is determined by  $C_{in}$  &  $R_{in}$ . Capacitor

$$f_1 = \frac{1}{2\pi R_{in} C_{in}} = \frac{0.159}{R_{in} C_{in}}$$

Upper cut off freq is determined by  $C_f$  and  $R_f$  capacitor and resistor  $R_f$

$$f_2 = \frac{1}{2\pi R_f C_f} = \frac{0.159}{R_f C_f}$$

→ With no f/b applied opamp produces an o/p of  $10V$  from a differential amplifier i/p's of  $50mV$ . With the o/p's shorted together same opamp produces an o/p of  $500mV$  when an i/p of  $2V$  is present. Determine value of Common-mode rejection mode.

Sol<sup>n</sup>:  $CMRR = \frac{A_{v(D)}}{A_{v(C)}}$

$$A_{v(D)} = \frac{V_{o(D)}}{V_{in}} = \frac{10}{50\mu} = \underline{\underline{200000}}$$

$$A_{v(C)} = \frac{V_{o(C)}}{V_{in(C)}} = \frac{500m}{2V} = \underline{\underline{0.25}}$$

$$CMRR = 20 \log \left( \frac{200000}{0.25} \right)$$

$$= \underline{\underline{118dB}}$$

→ An inverting amplifier is to operate according to following specifications.

$$\text{Voltage gain} = 100.$$

$$\text{Output resistance} = 10 \text{ k}\Omega.$$

$$\text{Lower cut off freq} = 250 \text{ Hz}.$$

$$\text{Upper cut off} = 15 \text{ kHz}.$$

Design a circuit to satisfy above specifications using an opamp.

$$\underline{\underline{S_{op}}} = R_{in} = 10 \text{ k}\Omega$$

$$A_v = \frac{R_f}{R_i}$$

$$R_f = A_v \times R_i = 100 \times 10 \text{ k}\Omega = \underline{\underline{1000 \text{ k}\Omega}}$$

To find  $C_{in}$

$$f_l = \frac{0.159}{R_{in} C_{in}}$$

$$C_{in} = \frac{0.159}{250 \times 10 \text{ k}}$$

$$C_{in} = \underline{\underline{63 \text{ nF}}}$$

$$f_2 = \frac{0.159}{R_f C_f}$$

$$C_f = \frac{0.159}{15 \times 10^3 \times 1000 \times 10^3}$$

$$C_f = \frac{0.159 \times 10^{-6}}{15000}$$

$$= \underline{\underline{1.06 \times 10^{-11} \text{ F}}}$$

→ An opamp has an open loop gain of 100 dB. If inverting op is held at 0V & non inverting op is connected to v<sub>tg</sub> source of 0.1mV. find the op v<sub>tg</sub>

$$A_v(\text{dB}) = 20 \log \frac{V_o}{V_{in}}$$

$$100 = 20 \log \frac{V_o}{0.1\text{m}}$$

$$5 = \log \frac{V_o}{0.1\text{m}}$$

$$100000 = \frac{V_o}{0.1 \times 10^{-3}}$$

$$10000 \times 10^{-3} = V_o$$

$$\underline{\underline{V_o = 10\text{V}}}$$



→ An inverting opamp is reqd to have a V<sub>tg</sub> gain of 40 and an i<sub>p</sub> resistance of 5k $\Omega$ . Determine the value of fb resistance.

$$A_v = 40$$


$$R_{in} = 5k\Omega$$

$$A_v = \frac{R_f}{R_{in}}$$

$$40 = \frac{R_f}{5k}$$

$$R_f = \underline{\underline{200k\Omega}}$$

→ The open loop freq response of an opamp is shown. Determine the bandwidth of amplifier if closed loop gain is 46dB.



from the fig  $BW = \underline{10k}$

→ An opamp has an open loop vtg gain of 100000. If the inverting i/p held at 0V and non inverting i/p is connected to i/p of 0.2mV. find the o/p vtg.

Sol →

$$\text{Gain} = 20 \log \frac{V_o}{V_{in}}$$

$$100 = 20 \log \frac{V_o}{0.2 \times 10^{-3}}$$

$$5 = \log \frac{V_o}{0.2 \times 10^{-3}}$$

$$100000 = \frac{V_o}{0.2 \times 10^{-3}}$$


$$V_o = 20000 \times 10^{-3}$$

$$V_o = \underline{200}$$

→ The open loop freq response of an opamp is as shown. Determine

→ vtg gain for a BW of 60kHz


→ BW for a vtg gain of 20dB.



- a) Gain for 60kHz is 50dB  
 b) Bw for gain of 20dB is 100kHz

→ An opamp is connected in differential mode as shown:  
 If  $R_2 = R_4 = 20k\Omega$ ,  $R_1 = R_3 = 1k\Omega$   
 determine the o/p vty for the foll:

|   | $V_1$ | $V_2$ |
|---|-------|-------|
| a | 0     | 50mV  |
| b | 50mV  | 0     |
| c | +50m  | +50m  |
| d | +50mV | -50mV |
| e | -50mV | +50mV |
| f | -50mV | -50mV |



a)  $V_1 = 0V, V_2 = 50mV.$

$$\text{Gain} = \frac{V_0}{V_{in}} = 1 + \frac{R_f}{R_i}$$

$$\frac{V_0}{50m} = 1 + \frac{20k}{1k}$$

$$V_0 = 50m \times 21$$

$$V_0 = \underline{\underline{1.05V}}$$

b)  $V_1 = 50mV, V_2 = 0.$

$$\text{Gain} = \frac{V_0}{V_{in}} = -\frac{R_f}{R_i}$$

$$\frac{V_0}{50m} = -\frac{20k}{1k}$$

$$V_0 = \underline{\underline{-1.05V}}$$

$$V_0 = \underline{\underline{-1V}}$$

(c)  $V_1 = 50 \text{ mV}, V_2 = 50 \text{ mV}$

$$V_0 = V_2 - V_1$$

$$= 50 \text{ m} - 50 \text{ mV} = 0$$

(d)  $V_1 = +50 \text{ mV}, V_2 = -50 \text{ mV}$

$$V_0 = V_2 - V_1$$

$$= -50 \text{ m} - (+50 \text{ mV})$$

$$= -100 \text{ mV}$$

(e)  $V_1 = -50 \text{ mV}, V_2 = 50 \text{ mV}$

$$V_0 = V_2 - V_1$$

$$= 50 \text{ m} - (-50 \text{ mV})$$

$$= 100 \text{ mV}$$

(f)  $V_1 = -50 \text{ mV}, V_2 = -50 \text{ mV}$

$$V_0 = V_2 - V_1$$

$$= -50 \text{ m} - (-50 \text{ m})$$

$$= 0 \text{ V}$$


→ An opamp has gain BW product of  $2 \times 10^5$ . Estimate the BW of the device if closed loop gain is

- a) 50  
b) 2000.

(a) Gain  $\times$  BW =  $2 \times 10^5$   
 50  $\times$  BW =  $2 \times 10^5$   
 BW = 4 kHz

(b) Gain  $\times$  BW =  $2000 \times 2 \times 10^5$   
 2000  $\times$  BW =  $2 \times 10^5$   
 BW = 100 Hz

→ Determine the maximum and minimum of gain for the ckt shown.



Sol<sup>n</sup>. ckt is inverting opamp.  
 So gain =  $-\frac{R_f}{R_i}$


Max  $R_f$  =  $100k + 10k = 110k$ .

Min  $R_f$  =  $10k$ .

Max Gain =  $-\frac{110k}{10k} = -11$

Min Gain =  $-\frac{10k}{10k} = -1$

→ Determine the mid-band v<sub>tg</sub> gain and upper and lower cut off freqs for opamp shown:



Sol<sup>n</sup>: Mid band v<sub>tg</sub> gain

$$A = \frac{-R_2}{R_1}$$

$$= \frac{-100k}{10k} = \underline{\underline{-10}}$$

$$f_l = \frac{0.159}{R_1 C_1}$$

$$= \frac{0.159}{10k \times 47 \times 10^{-9}}$$

$$= \frac{0.159}{4.7 \times 10^{-6}}$$

$$= 3.38 \times 10^2$$

$$= \underline{\underline{338 \text{ Hz}}}$$

$$= \underline{\underline{338 \text{ Hz}}}$$

$$f_c = \frac{0.159}{R_f C_f}$$

$$f_c = \frac{0.159}{100 \times 470 \times 10^{-9}}$$

$$= 3.38 \times 10^3$$

$$= \underline{\underline{3.38 \text{ kHz}}}$$

→ An audio amplifier is to operate according to following specifications

1) Voltage gain = 50.  $A_v$

2) Input resistance = 5kΩ  $R_i$

3) Lower cut off freq = 10 Hz

4) Upper cut off " " = 20 kHz

5) Design a circuit to satisfy the above specification using an op-amp.

$$A_v = \frac{R_f}{R_i} \quad A_v = \frac{R_2}{R_1}$$

$$50 = \frac{R_f}{5k} \quad 50 = \frac{R_2}{5k}$$

$$R_f = \underline{\underline{250 \text{ k}\Omega}}$$



$$C_1 = \frac{0.159}{R_1 f_1}$$

$$C_1 = \frac{0.159}{5k \times 10^3}$$

$$C_1 = \underline{\underline{3.18 \mu F}}$$

$$C_2 \text{ or } C_f = \frac{0.159}{R_2 f_2}$$

$$= \frac{0.159}{250k \times 20k}$$

$$= \frac{0.159}{5 \times 10^6}$$

$$C_2 = 0.0318 \mu F$$

## Module - 2

DATE:

PAGE:


### Oscillators:

Oscillators are circuits that generate sine wave, square wave, triangular waveforms.

Positive feedback is applied in oscillators.

Oscillators consists of amplifier and feedback network.

### Block Diagram of Oscillators:



$V_{in}$  is the i/p to the amplifier.  $V_o$  is the o/p. amplified and shifted in phase by  $180^\circ$ .

open loop vtg gain  
$$A_{vz} = \frac{V_o}{V_{in}}$$

The o/p  $V_o$  is fed back to

OP through feedback network.

The feedback network provides a phase shift of  $180^\circ$ . OP of feedback n/w  $V_f = -\beta V_o$  because  $180^\circ$  phase shift.

$V_f$  and  $V_{in}$  are in phase, So oscillators uses +ve f/b.

$V_g = V_{in} + V_f$  is the total OP to amplifier.

$$V_g = V_{in} - \beta V_o \quad \text{so} \quad V_{in} = V_g + \beta V_o$$

$$V_o = A V_g$$

$$V_o = A(V_g + \beta V_o)$$

$$V_o - A\beta V_o = A V_g$$

$$V_o(1 - A\beta) = A V_g$$

$$\frac{V_o}{V_g} = \frac{A}{1 - A\beta}$$

$$A_f = \frac{A}{1 - A\beta}$$

is closed loop

etc gain with +ve f/b.

→ Sinusoidal oscillators ; produce sine wave

$\eta_{on} - u \rightarrow u$  ; produce square/rectangular wave.

→ Illustration of effect of -ve and +ve flb on overall nety gain:

Case 1 Assume amplifier with gain of 9 and one-tenth of o/p is fed back to i/p.

$$A_v = 9$$

$$\beta = 0.1$$

loop gain  $A_v \beta = 0.9$  -  
over all gain with -ve flb.

$$\frac{A_v}{1 + A_v \beta} = \frac{9}{1 + 0.9} = \frac{9}{1.9} = \underline{\underline{4.7}}$$

With +ve flb over all nety gain.

$$\frac{A_v}{1 - A_v \beta} = \frac{9}{1 - 0.9} = \underline{\underline{\infty}}$$

Case 2: Assume amplifier with gain of 10 and one-tenth of o/p is fed back to i/p.

$$A_v = 10, \beta = 0.1$$

loop gain  $A_v \beta = 1$ .

Gain with -ve flb.

$$\frac{A_v}{1 + A_v \beta} = \frac{10}{1 + 1} = \underline{\underline{5}}$$

Gain with +ve flb.

$$\frac{A_v}{1 - A_v \beta} = \frac{10}{1 - 1} = \underline{\underline{\infty}}$$

This shows loop gain of unity will result in infinite gain and an amplifier is unstable.

This will make any disturbance to amplify and result in an e.p.f.

For an amplifier with the f.b. for any signal present oscillations if loop gain is greater than 1.

→ Conditions for oscillations (Barkhausen criteria).

Oscillators are the device that generate continuous waveform without any ac i.p. but given the dc supply etc.

→ The feedback must be positive (phase shift  $-360^\circ$ )

→ over all loop gain should be greater than 1 (A<sub>v</sub>β > 1).  
equal to for sustained oscillations


→ Design of oscillator:

→ To create an oscillator we need amplifier with sufficient gain.

→ f.b. n/w that provides phase of  $180^\circ$ .

Types of oscillator:

RC ladder oscillator



The o/p of amplifier with  $180^\circ$  phase shift is fed to RC n/w. The f/b n/w has 3 sections of RC n/w. Each R-C section provides phase shift of  $180^\circ \cdot 60^\circ$ . So total phase shift of f/b n/w is  $180^\circ$ .

freq of oscillation  $f = \frac{1}{2\pi\sqrt{6}RC}$

For circuit to oscillate amplifier should provide a gain of 29.


→ Determine the freq of oscillation of a ladder network oscillator where  $C = 10\text{ nF}$  and  $R = 10\text{ k}\Omega$ .

$$f = \frac{1}{2\pi\sqrt{6}RC}$$

$$f = \frac{1}{2\pi\sqrt{6} \times 10 \times 10^3 \times 10 \times 10^{-9}}$$

$$f = \underline{\underline{647\text{ Hz}}}$$

→ Wein Bridge oscillator :- feedback



The o/p of amplifier is fed back to the i/p n/w. freq of oscillation

$$f = \frac{1}{2\pi\sqrt{R_1R_2C_1C_2}} \quad R_1 = R_2 = R \quad C_1 = C_2 = C$$

Min amp gain required for sustain oscillation

$$A_v = 1 + \frac{C_1}{C_2} + \frac{R_2}{R_1}$$

Min amp gain must be 3.

→ The Wien Bridge oscillator having  $C_1 = C_2 = 100\text{ nF}$ . Find the freq of oscillation if

①  $R_1 = R_2 = 1\text{ k}\Omega$

②  $R_1 = R_2 = 6\text{ k}\Omega$ .

$$f = \frac{1}{2\pi\sqrt{RC}}$$

$$R_1 = R_2 = R, \quad C_1 = C_2 = C.$$

$$f = \frac{1}{2\pi\sqrt{R_1 R_2 C_1 C_2}} = \frac{1}{2\pi RC}$$

$$f = \frac{1}{2\pi \times 1\text{ k} \times 100 \times 10^{-9}}$$

$$f = \underline{\underline{1.592\text{ kHz}}}$$

if  $R_1 = R_2 = 6\text{ k}\Omega$ .

$$f = \frac{1}{2\pi \times 6\text{ k} \times 100 \times 10^{-9}}$$

$$f = \underline{\underline{265.4\text{ Hz}}}$$




## → Multivibrators :-

Multivibrators are a family of oscillator circuits that produce output waveforms consisting of one or more rectangular pulses.

Multivibrators use +ve feedback. Active devices present within the oscillator circuit are operated as switches.

### ↓ Types of Multivibrators :-



## → Astable multivibrators :-


Provide a continuous train of pulses. (Called as free-running oscillators).

## → Monostable Multivibrators :- produces

single opp pulse - They have one stable state and thus called one-shot.

→ Bistable Multivibrators :- Have two stable states. Require trigger pulse or control signal to change from one state  $T_1$  to another  $T_2$ .


→ Single Stage Astable Oscillator :-



Single stage astable oscillator produces square wave as opp. +ve f/b is given via potential divider formed by  $R_1$  and  $R_2$ .  $C$  is initially not charged.  $V_{bg}$  at inverting terminal is

less than  $v_{th}$  at non-inverting terminal.

Hence  $v_{op}$  will rise to  $+V_{CC}$ . Capacitor  $C$  gets charged through  $R_1$ . Now  $v_{th}$  at inverting terminal becomes greater than non-inverting terminal and  $v_{op}$  is  $-V_{CC}$ . Hence  $v_{op}$  swings between  $+V_{CC}$  and  $-V_{CC}$ .



Max  $v_{th}$  at inverting  $v_{op}$  is

$$V_{ut} = V_{CC} \times \frac{R_2}{R_1 + R_2} \rightarrow \text{upper threshold } v_{th}$$

Max  $v_{th}$  at non-inverting  $v_{op}$ .  
(-ve  $v_{th}$ ).

$$V_{lt} = -V_{CC} \frac{R_2}{R_1 + R_2} \rightarrow \text{lower threshold } v_{th}$$

~~When  $v_{op}$  reaches upper threshold  $v_{th}$  capacitor charges. When  $v_{op}$  reaches lower threshold  $v_{th}$  capacitor discharges.~~

During  $+V_{cc}$  capacitors starts charging. It charges till  $V_{upper}$  threshold point.

once  $V_{ut}$  is reached it starts discharging till  $V_{lt}$  lower threshold point is reached.

This charging and discharging continues.

Thus A stable multi-vibrator generates square wave without any  $OP$ .

The time for one complete cycle of  $OP$  waveform produced by astable oscillator is

$$T = 2CR \left[ 1 + 2 \left( \frac{R_2}{R_1} \right) \right]$$

→ Crystal Controlled Oscillator:-

To obtain a very high level of oscillator, a Quartz crystal is used as freq determining device. It produces high freq stability in oscillators.

Such oscillators are called Crystal oscillators.

The Quartz crystal - thin slice of Quartz sealed vibrates whenever a potential difference is applied across it. This is known as piezoelectric effect.

The freq of oscillation is determined by crystal. The fundamental freq is  $100\text{kHz}$  to around  $20\text{MHz}$ .



The freq sensitivity ams of Wien Bridge Oscillator uses  $C_1 = C_2 = 0.01\mu\text{F}$  and  $R_1 = 10\text{k}\Omega$ . freq is varied from  $10\text{k}$  to  $50\text{kHz}$  find max and min value of  $R_2$

$$f = \frac{1}{2\pi\sqrt{R_2 C}}$$

$$10 \times 10^3 = \frac{1}{2\pi\sqrt{10\text{k} \times R_2 \times 0.01\mu \times 0.01\mu}}$$

$$f =$$

$$f = \frac{1}{2\pi RC}$$

$$50 \times 10^3 = \frac{1}{2\pi \sqrt{10k \times R_2 \times 0.01\mu} \times 0.01\mu}$$

$$R_2 = 6.5k\Omega$$

$$R_2 = 10.14k\Omega$$

→ operational Amplifiers

→ An amplifier with a gain of 8 has 10% of o/p fed back to the i/p. Determine the gain with -ve f.b. with +ve f.b.

$$A_v = 8 \quad \beta = 0.1$$

$$A_f = \frac{A_v}{1 + A_v \beta} = \frac{8}{1 + 0.8}$$

$$= 4.44$$

$$A_f = \frac{A_v}{1 - A_v \beta} = \frac{8}{1 - 0.8} = 40$$

→ A phase shift oscillator is to operate with an o/p at 1 kHz. If oscillator based on 3-stage ladder. Now determine reqd value of resistor if 3 capacitors of 10 nF are to be used.

$$f = \frac{1}{2\sqrt{6}RC}$$

$$1 \times 10^3 = \frac{1}{2\pi \sqrt{6} \times R \times 10 \times 10^{-9}}$$

$$R = 6.5 \text{ k}\Omega$$

→ A Wein Bridge Oscillator based on has  $R_1$  and  $R_2$ . If  $C_1 = C_2 = 22 \text{ nF}$ . Determine values of  $R_1$  and  $R_2$  to produce an OP of  $400 \text{ Hz}$ .

$$f = \frac{1}{2\pi RC}$$

$$400 = \frac{1}{2\pi \times R \times 22 \times 10^{-9}}$$

$$R = 18.09 \text{ k}\Omega$$




## Operational Amplifiers: Op-amp

Opamp is an integrated circuit (IC) fundamental building block for many electronic circuits.

It is high gain negative feedback amplifier used to amplify both ac and dc signals. It is an active element.

### Symbol for opamp:-



Symbol for an opamp is as shown.

It has two inputs -



- ' inverting' i/p.
- + ' non-inverting' i/p.

It has +ve supply and -ve supply.

- ' indicates  $180^\circ$  phase shift
- + ' indicates zero phase shift.

The power supply is from  $\pm 5V$  to  $\pm 15V$ .

pin Diagram of  $\mu A 741$ .



Opamp parameters :-

→ open Loop voltage gain :-  $(A_{ol})$

Gain of the device without any feedback.

$$\text{open loop vtg gain} = 20 \log \frac{V_o}{V_{in}}$$

Ideal value =  $\infty$  practical value  $2 \times 10^5$

## → Closed loop vtg Gain $\uparrow$ ( $A_{cl}$ )

The gain is ratio of o/p to i/p vtg with small proportion of o/p fed back to i/p.

$$\text{Closed loop gain} = \frac{V_{out}}{V_{in}}$$

## → Input Resistance $\uparrow$

It is defined as ratio of i/p vtg to i/p current.

$$R_{in} = \frac{V_{in}}{I_{in}} \Omega$$

Ideal value =  $\infty$ .

Practical  $\rightarrow$   $\sim 2M\Omega$ .

## → Output Resistance $\uparrow$

It is defined as ratio of o/p vtg to o/p current.

$$R_o = \frac{V_o}{I_o} \Omega$$

Ideal value = 0.

Practical  $\rightarrow$   $\sim 10\Omega$  to  $100\Omega$ .

## → I/P offset voltage:

An ideal opamp would provide zero o/p v<sub>tg</sub> when 0V is applied to its i/p.


But in opamp some o/p v<sub>tg</sub> appears very small even if i/p is zero.

The v<sub>tg</sub> that must be applied to opamp to make this o/p v<sub>tg</sub> zero is called I/P offset v<sub>tg</sub>.

Ideal opamp = 0.  
 practical  $\downarrow$  = 1mV - 15mV.

## → Full power Band Width:

It is range of freq's at which  $V_{peak}$  max gain falls to 0.707 value.



## → Slew Rate:

Slew rate of an opamp is rate of change of o/p w.r.t. time when the i/p is given.

$$SR = \frac{dV_o}{dt} \quad V/\mu s.$$

measured in  $V/\mu s$ .

Typical value range from  $0.2 V/\mu s$  —  $20 V/\mu s$

## → Parameters of opamp or characteristics:

- open loop gain should be high
- i/p resistance should be high
- o/p resistance should be low.
- Full power BW should be as wide as possible
- Slew rate large.
- LP effect should be small.

Note: If o/p applied to inverting terminal and non-inverting grounded then it is inverting opamp.

# Ideal and Practical values for opamp

| parameter     | Ideal    | Practical.      |
|---------------|----------|-----------------|
| Voltage gain  | Infinite | 100,000.        |
| Ip resistance | Infinite | 100M $\Omega$ . |
| Op resistance | Zero.    | 20 $\Omega$ .   |
| BW.           | Infinite | 2MHz.           |
| Slew rate     | Infinite | 10V/ $\mu$ s.   |
| IP offset.    | Zero     | less than 5mV.  |

→ An opamp operating with ve flb produces an op vty of 2V when supplied with an Ip of 400  $\mu$ V. Determine closed loop vty gain

$$A_{cl} = \frac{V_{out}}{V_{in}} = \frac{2}{400 \times 10^{-6}}$$

$$= \underline{\underline{5000}}$$

$$\text{Gain In dB} = 20 \log(5000)$$

$$= \underline{\underline{74 \text{ dB}}}$$

Module - 3.Boolean Algebra and Logic Circuits→ Number System Representation:Decimal System:

Decimal number system is very simple and easy to perform any mathematical operations.

The numbers in Decimal System are 0, 1, 2, 3, 4, 5, 6, 7, 8, 9.

So there are 10 numbers.

It is called Base 10.

Representation is  $(1240)_{10}$ .

$(A_n, A_{n-1}, A_{n-2}, \dots, A_0, A_{-1}, A_{-2}, \dots, A_{-n})$

base or radix ( $r$ )

$$A_n r^n + A_{n-1} r^{n-1} + A_{n-2} r^{n-2} + \dots + A_0 r^0 + A_{-1} r^{-1} + A_{-2} r^{-2} + \dots + A_{-n} r^{-n}$$

$A_n$  is most significant digit  
 $A_{-n}$  is least significant digit

$$\begin{aligned}
 & \overset{A_3}{7} \overset{A_2}{1} \overset{A_1}{1} \overset{A_0}{0} \\
 (1240)_{10} &= 1 \times 10^3 + 2 \times 10^2 + 4 \times 10^1 + 0 \times 10^0 \\
 &= 1000 + 200 + 40 + 0 \\
 &= \underline{\underline{1240}}
 \end{aligned}$$

→ Binary System:

Binary system has only two states zero or one

'0' or '1'

Hence it is called Base two system or radix is 2.  
Ex:  $(1101)_2 \rightarrow$  Binary B/m.

→ Binary to Decimal Conversion:

→ Convert  $(11001.110)_2$  to decimal system

Sol<sup>n</sup>:  $(11001.110)_2$   
 $b_4 b_3 b_2 b_1 b_0 \cdot b_{-1} b_{-2} b_{-3}$

$$1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 +$$

$$1 \times 2^{-1} + 1 \times 2^{-2} + 0 \times 2^{-3}$$

$$16 + 8 + 1 + 0.5 + 0.25$$

$$= \underline{\underline{(25.75)_{10}}}$$



→ Convert System  $(1110.111)_2$  to decimal

Sol<sup>n</sup>:

$$1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 8 + 4 + 2 + 0 + 0.5 + 0.25 + 0.125$$

$$= (14.875)_{10}$$

Extra problem:

Convert full Binary to Decimal

→  $(101010)_2$


→  $(0.110)_2$

→  $(1010110.1101)_2$

→ Decimal to Binary Conversion:

→ Convert System  $(105.202)_{10}$  to Binary

|   |     |   |   |
|---|-----|---|---|
| 2 | 105 |   |   |
| 2 | 52  | - | 1 |
| 2 | 26  | - | 0 |
| 2 | 13  | - | 0 |
| 2 | 6   | - | 1 |
| 2 | 3   | - | 0 |
| 2 | 1   | - | 1 |



$(1101001)_2$

•  $20_2 \times 2 = 0.40_2, \quad C=0$  ✓

$0.40_2 \times 2 = 0.80_2, \quad C=0$  ✓

$0.80_2 \times 2 = 1.60_2, \quad C=1$

$0.60_2 \times 2 = 1.20_2, \quad C=1$

$= (0011)_2$

So  $(1101001.0011)_2$

→ Convert  $(1024.625)_{10}$  to  
base binary system.



## → Octal number system:

Octal number system have 8 possible levels or symbols from 0, 1, 2, 3, 4, 5, 6, 7. It has eight numbers from 0-7. So, Base 8 or Octal system

## → Octal to Decimal S/m Conversion

→ Convert (2026)<sub>8</sub> to decimal

$$2 \times 8^3 + 0 \times 8^2 + 2 \times 8^1 + 6 \times 8^0$$

$$= \underline{\underline{(1046)_{10}}}$$

→ Convert (204.2)<sub>8</sub> to decimal

$$2 \times 8^2 + 0 \times 8^1 + 4 \times 8^0 + 2 \times 8^{-1}$$

$$= 128 + 4 + 0.25$$

$$= \underline{\underline{(132.25)_{10}}}$$

→ Extra problems:

→ Convert the full Octal number  $s/m$  to Decimal number  $s/m$ .

→  $(1234.56)_8$

→  $(0.625)_8$

→  $(1722)_8$ .

→ Decimal to Octal Conversion:

→ Convert  $(576)_{10}$  to Octal  $s/m$ .

$$\begin{array}{r} 8 \overline{) 576} \\ 8 \overline{) 72} \quad 0 \\ 8 \overline{) 9} \quad 0 \\ \hline 1 \quad 1 \end{array} \rightarrow (1100)_8$$

→ Convert  $(985.85)_{10}$  to Octal  $s/m$ .

$$\begin{array}{r} 8 \overline{) 985} \\ 8 \overline{) 123} \quad 1 \\ 8 \overline{) 15} \quad 3 \\ \hline 1 \quad 7 \end{array} \rightarrow (1731)_8$$

↓

$$\begin{array}{l} 0.85 \times 8 = 6.80 \rightarrow C=6 \\ 0.80 \times 8 = 6.40 \rightarrow C=6 \\ 0.40 \times 8 = 3.20 \rightarrow C=3 \\ 0.20 \times 8 = 1.60 \rightarrow C=1 \\ 0.60 \times 8 = 4.80 \rightarrow C=4 \end{array}$$

$$(0.6631)_8$$

Page \_\_\_\_\_

$$\Rightarrow (1731.66314)_8$$

→ Extra problems:

Convert the following decimal to Octal & m.

$$\rightarrow (284.65)_{10}$$

$$\rightarrow (532.65)_{10}$$

→ Hexadecimal number system

This number system is used on microprocessors, micro-controllers and computers.

It has 16 numbers from 0 to 9 and 10 to 15 represented by A to F.

This is base 16 or radix 16 number system.

Decimal number } — 0 to 9  
 Octal } — 0 to 7.  
 Binary } — 0 & 1.  
 Hexa } 0 to 9 and A to F.

| Decimal Number | Binary Num | Hexa decimal. |
|----------------|------------|---------------|
| 0              | 0000       | 0             |
| 1              | 0001       | 1             |
| 2              | 0010       | 2             |
| 3              | 0011       | 3             |
| 4              | 0100       | 4             |
| 5              | 0101       | 5             |
| 6              | 0110       | 6             |
| 7              | 0111       | 7             |
| 8              | 1000       | 8             |
| 9              | 1001       | 9             |
| 10             | 1010       | A             |
| 11             | 1011       | B             |
| 12             | 1100       | C             |
| 13             | 1101       | D             |
| 14             | 1110       | E             |
| 15             | 1111       | F             |

Convert (5)<sub>10</sub> to Binary.

$$\begin{array}{r} 2 \overline{) 5} \\ \underline{2} \phantom{0} \\ 3 \\ \underline{2} \phantom{0} \\ 1 \phantom{0} \\ \underline{1} \phantom{0} \\ 0 \end{array} \quad (101)_2$$

→ Convert  $(13)_{10}$  to binary:

$$\begin{array}{r} 2 \overline{) 13} \\ \underline{2} \phantom{0} \\ 6 \\ \underline{2} \phantom{0} \\ 3 \\ \underline{2} \phantom{0} \\ 1 \phantom{0} \\ \underline{1} \phantom{0} \\ 0 \end{array} \quad (1101)_2$$

→ Decimal to Hexadecimal Conversion:

→ Convert  $(988.86)_{10}$  to hexa-decimal number s/m.

$$\begin{array}{r} 16 \overline{) 988} \\ \underline{16} \phantom{0} \\ 61 \\ \underline{16} \phantom{0} \\ 3 \\ \underline{16} \phantom{0} \\ 13 \end{array} \quad \begin{array}{l} (C) \\ (D) \end{array}$$

$$\begin{array}{l} 0.86 \times 16 = 13.76 \quad C = 13 - (D) \downarrow \\ \cdot 76 \times 16 = 12.16 \quad C = 12 - (C) \downarrow \\ \cdot 16 \times 16 = 2.56 \quad C = 2 \\ \cdot 56 \times 16 = 8.96 \quad C = 8 \end{array}$$

$(3DC.28)_{16}$



→ Convert  $(124)_{10}$  to hexadecimal

$$\begin{array}{r} 16 \overline{) 124} \\ \underline{7} \phantom{0} \\ 12 \phantom{0} \\ \underline{12} \\ 0 \end{array} \quad \uparrow = (7C)_{16}$$

→ Extra problems:

→ Convert the following decimal to hexadecimal number s/m.

→  $(526.44)_{10}$

→  $(483.50)_{10}$

→ Hexadecimal to Decimal Conversion

→ Convert  $(ABC.CD)_{16}$  to decimal number s/m.

$$\begin{array}{ccccccc} 2 & 1 & 0 & & -1 & -2 & \\ A & B & C & . & C & D & \\ (10) & (11) & (12) & & (12) & (13) & \end{array}$$

$$10 \times 16^2 + 11 \times 16^1 + 12 \times 16^0 +$$

$$12 \times 16^{-1} + 13 \times 16^{-2}$$

$$= (2748.80)_{16}$$

→ Convert  $(9CF1)_{16}$  to decimal num s/m.

$\begin{matrix} 3 & 2 & 1 & 0 \\ 9 & C & F & 1 \end{matrix}$

$$9 \times 16^3 + 12 \times 16^2 + 15 \times 16^1 + 1 \times 16^0$$

$$= \underline{\underline{(40177)_{10}}}$$

→ Extra problems

→ Convert  $(106CA8)_{16}$  to decimal num s/m.

→ Convert  $(214A666)_{16}$  to decimal num s/m.

→ Convert  $(ABCD)_{16}$  to decimal num s/m.

→ Binary to Octal number s/m.

procedure;


→ Group the given binary digits or bits from RHS to LHS to group of 3. If the last group is

not equal to 3 bits, prefix  
reqd num of 0's.


→ Write the corresponding  
octal number for each  
group of binary bits.

→ For the binary bits  
after the decimal carry  
out above steps from  
LHS to RHS.

→ Convert  $(11101110101)_2$  to  
Octal num  $\&/m$ .



→ Convert  $(.101011)_2$  to  
Octal num  $\&/m$ .



→ Convert  $(010110101001.10101100)_2$  to Octal  $\& \text{m}$ .

0 1 0 | 1 1 0 | 1 0 1 | 0 0 1  
 2 6 5 1

→ 1 0 1 | 0 1 1 | 0 0 0  
 5 3 0

$= (2651.530)_8$

→ Octal to Binary System:

→ for the given Octal num. write each digit as bits of three in binary.

→ Convert  $(3565)_8$  to binary  $\& \text{m}$ .

3 5 6 5  
 $(011\ 101\ 110\ 101)_2$

→ Convert  $(2651.53)_{10}$  to binary

$$(2651.53)_{10} \\ (010110101001.101011)_{2}$$

→ Binary To Hexadecimal Conversion

→ Convert  $(10110101001.101011)_{2}$  to hexadecimal

$$0.10110101001.101011 \\ \begin{array}{cccc|cccc} 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & . & 1 & 0 & 1 & 0 & 1 & 1 \end{array} \\ \begin{array}{cccc|cccc} 5 & A & 9 & . & A & C & . & & & & & & & & & & & & & \end{array} \\ (5A9.AC)_{16}$$

→ Convert  $(0.10000100)_{2}$  to hexadecimal

$$0.10000100 \\ (0.84)_{16}$$

→ Extra problems:

→ Convert  $(1010.011)_2$  to decimal  
slm:

$$1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3}$$

$$= (10.375)_{10}$$

→ Convert  $(630.4)_8$  to decimal  
slm:

$$6 \times 8^2 + 3 \times 8^1 + 0 \times 8^0 + 4 \times 8^{-1}$$
$$= (408.5)_{10}$$

→ Convert  $(41)_{10}$  to Binary:

|   |  |    |    |
|---|--|----|----|
| 2 |  | 41 |    |
| 2 |  | 20 | -1 |
| 2 |  | 10 | -0 |
| 2 |  | 5  | -0 |
| 2 |  | 2  | -1 |
| 2 |  | 1  | -0 |

$(101001)_2$

→ Convert  $(153)_{10}$  to Octal

|   |  |     |     |
|---|--|-----|-----|
| 8 |  | 153 |     |
| 8 |  | 19  | = 1 |
| 8 |  | 2   | = 3 |

$(231)_8$

→ Convert (0.6875)<sub>10</sub> to Binary

$$\begin{array}{l}
 6 \times 0.6875 \times 2 = 1.3750, C=1 \\
 0.3750 \times 2 = 0.750, C=0 \downarrow \\
 0.750 \times 2 = 1.50, C=1 \\
 0.50 \times 2 = 1.00, C=1
 \end{array}$$


(0.1011)<sub>2</sub>

→ Convert (0.513)<sub>10</sub> to Octal

$$\begin{array}{l}
 0.513 \times 8 = 4.104 \rightarrow C=4 \downarrow \\
 0.104 \times 8 = 0.832 \rightarrow C=0 \downarrow \\
 0.832 \times 8 = 6.656 \rightarrow C=6 \\
 0.656 \times 8 = 5.248 \rightarrow C=5 \\
 0.248 \times 8 = 1.984 \rightarrow C=1
 \end{array}$$

(0.40651)<sub>8</sub>

→ Convert (101100010101111000010)<sub>2</sub> to Octal



(26153.7406)<sub>8</sub>





operations.

There are two types of complements for each  $r$ -system and  $(r-1)$  system.

If base / radix is 2 in binary system there are 2's complement and 1's complement.

If base / radix is 9 then in decimal system there are 9's complement and 10's complement.

$(r-1)$  complement is called diminished radix complement.

### → 1's Complement Representation

The 1's complement of binary number is obtained by replacing all 1's by 0's and all 0's by 1's.

### → Find 1's Complement of $(11011)_2$

$$\Rightarrow \begin{array}{r} 11011 \\ \text{1's Comp} \rightarrow (00100)_2 \end{array}$$

→ Find 1's Complement of  $(101110011)_2$

$$\Rightarrow (010001100)_2$$

→ 2's Complement :-

2's Complement is obtained by first taking 1's Complement and add '1' to the result (LSB).

→ Find 2's Complement of  $(110011)_2$

$$\begin{array}{r} \Rightarrow \\ + \end{array} \quad \begin{array}{r} 001100 \\ 1 \end{array}$$

$$\underline{\underline{(001101)_2}} \leftarrow 2's \text{ Complement}$$

→ Find 2's Complement of  $(101000011)_2$

$$\begin{array}{r} \Rightarrow \\ + \end{array} \quad \begin{array}{r} 01011100 \\ 1 \end{array}$$

$$\underline{\underline{(01011101)_2}}$$

## → 9's Complement Representation

9's Complement is obtained by subtracting each digit of given number from digit 9.

→ Find 9's Complement of  $(865)_{10}$ .

$$\begin{array}{r} \rightarrow \\ - \end{array} \begin{array}{r} 9 \ 9 \ 9 \\ 8 \ 6 \ 5 \\ \hline 1 \ 3 \ 4 \end{array}$$

→ Find the 9's Complement of  $(10875)_{10}$ .

$$\begin{array}{r} \rightarrow \\ - \end{array} \begin{array}{r} 9 \ 9 \ 9 \ 9 \ 9 \\ 1 \ 0 \ 8 \ 7 \ 5 \\ \hline 8 \ 9 \ 1 \ 2 \ 4 \end{array}$$

## → 10's Complement Representation

10's complement is obtained by first taking 9's complement and adding 1 to the result.

→ Find 10's Complement  
of  $(879)_{10}$ .

$$\begin{array}{r} \rightarrow \\ - \\ \hline 999 \\ 879 \\ \hline 120 \\ + \\ \hline 121 \\ \hline \hline \end{array}$$

→ Find 10's complement of  
 $(10213)_{10}$ .

$$\begin{array}{r} - \\ \hline 99999 \\ 10213 \\ \hline 89786 \\ + \\ \hline 1 \\ \hline \hline (89787) \\ \hline \hline \end{array}$$

→ Binary Addition

|                      |         |  |
|----------------------|---------|--|
| $0 + 0 = 0$          | $c = 0$ | $\left. \begin{array}{l} 1+1 = 2 \\ \text{In Binary} \\ 2 = (10) \end{array} \right\}$ |
| $0 + 1 = 1$          | $c = 0$ |  |
| $1 + 0 = 1$          | $c = 0$ |  |
| $1 + 1 = (10)_2$     |         |  |
| $1 + 1 + 1 = (11)_2$ |         |  |

# → 1's Complement Subtraction:

## Steps:

- Take 1's Complement of the minuend.
- Add it to Subtrahend
- If carry is generated add carry to the LSB of the result. If no carry then take 1's complement of ans & '-' sign
- $(10111)_2 - (11010)_2$  using

## 1's Complement:

$$\Rightarrow S \rightarrow 10111$$

$$M - 11010$$

$$1's \text{ Complement} \rightarrow 00101$$

$$\begin{array}{r} 10111 \\ + 00101 \\ \hline 11100 \end{array}$$

$$1's \text{ Complement of ans} \rightarrow 00011$$

$$= - (00011)_2$$

→ Subtract  $(11010)_2 - (10111)_2$

using 1's Complement method.

⇒  $S \rightarrow 11010$   
 $m \rightarrow 10111$   $\xrightarrow{1's\ comp.}$   $01000$

$$\begin{array}{r} 11010 \\ + 01000 \\ \hline 00010 \end{array}$$
  
 Carry:  $\leftarrow$  (from the 1's place)  $\rightarrow$  (to the 2's place)

$(00011)_2$

→ Subtract  $(10101010)_2$  from  $(11100010)_2$

⇒  $S \rightarrow 11100010$   
 $m \rightarrow 10101010$   $\xrightarrow{1's\ comp.}$

$01010101$

$$\begin{array}{r} 11100010 \\ + 01010101 \\ \hline 00110111 \end{array}$$
  
 Carry:  $\leftarrow$  (from the 1's place)  $\rightarrow$  (to the 2's place)

$(00111000)_2$

→ Subtract  $(11100010)_2$  from  $(10101010)_2$  using 1's Complement.

⇒  $S \rightarrow 10101010$   
 $M \rightarrow 11100010$  1's Comp.

$00011101$

$$\begin{array}{r}
 10101010 \\
 + 00011101 \\
 \hline
 11000111 \\
 \hline
 \end{array}$$

No carry & Place -ve sign  
 $\underline{\underline{-1(00111000)_2}}$

→ 2's Complement Subtraction:

→ Take 2's complement of minuend

→ Add it to Subtrahend.

→ If carry is generated ~~add it to LSB~~

→ If no carry take 2's complement of result and place -ve sign.

→ Subtract  $(101011)_2$  from  $(111001)_2$  using  $2^2$ 's complement.

→  $S \rightarrow 111001$   
 $M \rightarrow 101011$   $2^2$  comp

$$\begin{array}{r} 010100 \\ + \quad \quad 1 \\ \hline 010101 \end{array}$$

$$\begin{array}{r} 111001 \\ + 010101 \\ \hline 1001110 \end{array}$$

① ↙

Carry (neglect) ans =  $(01110)_2$

→ Subtract  $(11010)_2$  from  $(11101)_2$  using  $2^2$ 's complement.

$S \rightarrow 11101$   
 $M \rightarrow 11010$   $2^2$  comp

$$\begin{array}{r} 11101 \\ + 00101 \\ + \quad \quad 1 \\ \hline 00110 \end{array} \qquad \begin{array}{r} 11101 \\ + 00110 \\ \hline 10011 \end{array}$$



Ignore carry.  
 $(00011)_2$

→ Subtract  $(111001)_2$  from  $(101011)_2$  using  $2^2$ 's Complement.

⇒ S → 101011  
 M → 111001  $2^2$  Comp:

$$\begin{array}{r}
 000110 \\
 + \\
 \hline
 000110 \\
 1111 \\
 101011 \\
 + 000111 \\
 \hline
 110010
 \end{array}$$

no carry. take  $2^2$ 's Complement & place - 'Sign'

$$\begin{array}{r}
 001101 \\
 + \\
 \hline
 - (001110)_2
 \end{array}$$

→ Subtract  $(11101)_2$  from  $(11010)_2$  using 2's complement.

⇒ S → 11010  
M → 11101 — 2's Comp

$$\begin{array}{r} 00010 \\ + \quad 1 \\ \hline 00011 \end{array}$$

$$\begin{array}{r} 11010 \\ + 00011 \\ \hline 11101 \end{array}$$

no carry take 2's Complement @ place — sign

$$\begin{array}{r} 00010 \\ + \quad 1 \\ - (00011)_2 \\ \hline \hline \end{array}$$

→ Subtract  $1010100 - 100011$  using 1's complement.

$S = 1010100$ ,  $M = 1000011$  1's comp.

$$\begin{array}{r}
 1010100 \\
 + 0111100 \\
 \hline
 0010000
 \end{array}$$

Carry 1

$$\underline{\underline{(0010001)_2}}$$

→ Subtract  $(1000011)_2 - (1010100)_2$

$$\begin{array}{r}
 M = 0101011 \\
 + 1000011 \\
 \hline
 1010100
 \end{array}$$


no carry so take 1's complement

$$\underline{\underline{-(0010001)_2}}$$

extra problems

→ Subtract  $1010100 - 1000011$  using 2's complement.

→ Subtract  $1000011 - 1010100$  using 2's complement.



## → 9's Complement Subtraction

- Take 9's complement of Minuend.
- Add it to Subtrahend.
- If carry is generated, add it to final result.
- If no carry take 9's Complement.
- Subtract (176) from (200) using 9's Complement

$$\begin{array}{r}
 999 \\
 - 176 \\
 \hline
 823
 \end{array}$$
  

$$\begin{array}{r}
 200 \\
 + 823 \\
 \hline
 1023
 \end{array}$$
  
  

$$\begin{array}{r}
 1023 \\
 - 176 \\
 \hline
 847
 \end{array}$$
  

$$\begin{array}{r}
 847 \\
 + 1 \\
 \hline
 848
 \end{array}$$

- Subtract (157) from (176) using 9's Complement

$$\begin{array}{r}
 999 \\
 - 157 \\
 \hline
 842
 \end{array}$$
  

$$\begin{array}{r}
 176 \\
 + 842 \\
 \hline
 1018
 \end{array}$$
  
  

$$\begin{array}{r}
 1018 \\
 - 157 \\
 \hline
 861
 \end{array}$$
  

$$\begin{array}{r}
 861 \\
 + 1 \\
 \hline
 862
 \end{array}$$

→ Subtract  $(176)_{10} - (200)_{10}$   
using 9's Complement.

$$\begin{array}{r} 999 \\ - 200 \\ \hline 799 \end{array} \quad \begin{array}{r} 176 \\ + 799 \\ \hline 975 \end{array}$$

no carry.

$$\begin{array}{r} 999 \\ - 975 \\ \hline 024 \end{array}$$

→  $-(024)_{10}$

→ 10's Complement Subtraction

→ Take 10's complement of minuend

→ Add it to subtrahend.

→ If carry is generated ~~and~~ discard it.

→ If no carry take 10's complement of ans & place -ve sign.

→ Subtract  $(729)_{10}$  from  $(122)_{10}$   
using 10's complement.

$$\begin{array}{r}
 999 \\
 - 729 \\
 \hline
 270 \\
 + 1 \\
 \hline
 \underline{\underline{271}}
 \end{array}$$

$$\begin{array}{r}
 122 \\
 + 271 \\
 \hline
 393
 \end{array}$$

no carry take  
10's Complement

$$\begin{array}{r}
 999 \\
 - 393 \\
 \hline
 606 \\
 + 1 \\
 \hline
 607 \\
 - (607)_{10} \\
 \hline
 \underline{\underline{\phantom{000}}}
 \end{array}$$

→ Using 10's Complement subtract  $3250 - 72532$

$$\begin{array}{r}
 99999 \\
 - 72532 \\
 \hline
 27467 \\
 + 1 \\
 \hline
 \underline{\underline{27468}}
 \end{array}$$

$$\begin{array}{r}
 03250 \\
 + 27468 \\
 \hline
 30718
 \end{array}$$

no carry

$$\begin{array}{r}
 9999 \\
 3280 \\
 \hline
 6740
 \end{array}$$

$$\begin{array}{r}
 99999 \\
 - 30718 \\
 \hline
 69281 \\
 + 1 \\
 \hline
 69282
 \end{array}$$

⇒  $-(69282)_{10}$

# → Boolean Algebra :-

→ Boolean algebra is defined as set of ~~with~~ a set of elements, a set of operators and a number of postulates.

→ If  $S$  is a set,  $x$  and  $y$  are certain objects then  $x \in S$  denotes  $x$  is a member of set  $S$ .

→ If  $y$  does not belong to set  $S$  then it is denoted as  $y \notin S$ .

→  $A = \{1, 2, 3, A\}$ . i.e. elements of set  $A$  are  $1, 2, 3 \in A$ .

→ Binary operator denoted by  $*$  defined on set  $S$  of elements as a rule that assigns to each pair of elements from  $S$  a unique element from  $S$ .

→  $a * b = c$

$*$  is binary operator where  $a, b, c \in S$ .

→  $*$  is not a binary operator of  $a, b \in S$  whereas  $c \notin S$ .

## → Postulates for Boolean Algebraic Structure

→ Closure: A set  $S$  is said to be w.r.t. a binary operation  $a * b = c$ .  
if  $a, b \in S$  and also  $c \in S$ .

## → Associative Law:

A binary operator  $*$  is said to be associative if  $(x * y) * z = x * (y * z)$   
 $x, y, z \in S$ .

## → Commutative Law:

A binary operator  $*$  is said to be commutative if  $(x * y) = (y * x)$   
 $x, y \in S$ .

## → Identity Element:

A set  $S$  is said to have an identity element



Such that  
 $x * e = x$  ,  $x \in S$

'0' is identity element for addition.  
'1' is identity element for multiplication.

→ Inverse :- A set S is said to have inverse element  $x * y = e$ .

Ex: If 'a' is element inverse of 'a' will be  $a - a = 0$  under addition.

→ Distributive Law :-  
 $x * (y + z) = (x * y) + (x * z)$

Note :- Binary operator '+' defines addition.  
Additive Identity is 0.  
Multiplicative Identity is 1.  
additive Inverse defines Subtraction.  
multiplicative Inverse of a

is  $\forall a$ .

## → Axiomatic Definition of Boolean Algebra:-

→ Boolean algebra is an algebraic structure defined on a set of elements  $B$  together with two binary operators '+' and '·'.

→ Following Huntington's postulates are satisfied

1. } → Closure with respect to the operator '+'.

→ Closure w.r.t operator '·'.

2. } →  $x + 0 = x$  or  $0 + x = x$ .  
Identity element for addition is 0.

→  $x \cdot 1 = x \cdot 1 = x$ , identity element w.r.t multiplication is 1.

3. } →  $x + y = y + x$  } Commutative law  
→  $xy = yx$  }

→ '·' is distributive over '+'  
 $x \cdot (y + z) = xy + xz$

→ '+' is distributive over .  
 4.  $x + (yz) = (x + y) \cdot (x + z)$

5. → for every element  $x \in B$ , there exists  $x' \in B$ .

(called Complement of  $x$ )  
 such that  $x + x' = 1$   
 $x \cdot x' = 0$

6. → There exists two complement elements  $x, y \in B$  such that  $x \neq y$ . (distinct elements)

→ Compare Boolean Algebra with Ordinary Algebra.

| ordinary algebra                            | Boolean Algebra                         |
|---|---|
| → Deals with real numbers                   | → Deal with 2 elements '0' & '1'        |
| → Complements not available                 | → Complements are available             |
| → distributive law over + & . not available | → distributive law over + & . available |

## → Conditions To have Boolean Algebra:

- Elements of Set B.
- Rules of Operation for the two Binary operators.
- Set of elements B together with two Binary operators satisfies Huntington's Postulates.

## → Two Valued Boolean Algebra:



→ A Two Valued Boolean Algebra is defined on a set of two elements  $B = \{0, 1\}$ .

**AND**

| x | y | x.y |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 0   |
| 1 | 0 | 0   |
| 1 | 1 | 1   |


**NOT**

| x | $\bar{x}$ |
|---|-----------|
| 0 | 1         |
| 1 | 0         |

**OR**

| x | y | x+y |
|---|---|-----|
| 0 | 0 | 0   |
| 0 | 1 | 1   |
| 1 | 0 | 1   |
| 1 | 1 | 1   |



OR

The rules are And, OR and Not operations.

→ To prove Huntington's postulate for  $B = \{0, 1\}$ .

1. Closure:- Since result of each operation is either 0 or 1 it belongs to 'B' so closure is satisfied.

2. Identity Element:-

→  $1+0=1$        $0+1=1$  for addition

→  $1 \cdot 1 = 1$        $0 \cdot 1 = 0$  for multiplication

3. Commutative:-  $0 \cdot 1 = 1 \cdot 0 = 0$

$0+1 = 1+0 = 1$

4. Distributive Law:-

$$x \cdot (y + z) = xy + xz$$

| x | y | z | $x \cdot (y+z)$ | $(x \cdot y) + z$ |
|---|---|---|-----------------|-------------------|
| 0 | 0 | 0 | 0               | 0                 |
| 0 | 0 | 1 | 0               | 0                 |
| 0 | 1 | 0 | 0               | 0                 |
| 0 | 1 | 1 | 0               | 0                 |
| 1 | 0 | 0 | 0               | 0                 |
| 1 | 0 | 1 | 1               | 0                 |
| 1 | 1 | 0 | 1               | 1                 |
| 1 | 1 | 1 | 1               | 1                 |

Basic Theorems and Postulates of Boolean Algebra

Duality - Interchange OR and AND operators and replace 1's by 0's and 0's by 1's.

Thus distributive law is proved.

- 5 Complement  $\left. \begin{array}{l} x+1=1 \\ x+1=1 \end{array} \right\}$  Addition
- $\left. \begin{array}{l} x \cdot x' = 0 \\ 1 \cdot 0 = 0 \end{array} \right\}$  Multiplication

→ 6 A set B has distinct element 0 & 1 where  $1 \neq 0$

Note. This two-valued Boolean Algebra is also called Switching Algebra.

Basic Theorems & Postulate

|              |                     |                   |
|--------------|---------------------|-------------------|
| Postulate 2  | $x+0=x$             | $x \cdot 1=x$     |
| Postulate 5  | $x+x'=1$            | $x \cdot x'=0$    |
| Theorem-1    | $x+x=x$             | $x \cdot x=x$     |
| Theorem-2    | $x+1=1$             | $x \cdot 0=0$     |
| Theorem-3    | $(x')' = x$         |                   |
| Involution   |                     |                   |
| Postulate 3  | $x+y=y+x$           | $xy=yx$           |
| Commutative  |                     |                   |
| Theorem-4    | $x+(y+z) = (x+y)+z$ | $x(yz) = (xy)z$   |
| Associative  |                     |                   |
| Postulate 4  | $x(y+z) = (xy)+xz$  | $x+(yz) = (x+y)z$ |
| Distributive |                     |                   |

→ Theorem-5  
Demargan's

$$(x+y)' = x' \cdot y'$$

$$(xy)' = x' + y'$$

→ Theorem-6  
Absorption

$$x + xy = x$$

$$x(x+y) = x$$

Theorem-1

→  $x + x = x$  [Idempotent property]

$$x + x = (x + x) \cdot 1$$

$$(x + x)(x + x)$$

$$(xy)(y+z) = x + yz$$

$$= x$$
 proved.

→  $x \cdot x = x$

$$x \cdot x = x \cdot x + 0$$

$$= x \cdot x + x \cdot x'$$

$$= x(x+x')$$

$$= x$$

$$xy + yz = x(y+z)$$

## → Theorem - 2

$$\rightarrow x+1 = 1.$$

$$x+1 = 1 \cdot (x+1).$$

$$= (x+x') (x+1)$$

$$= x + x' \cdot 1.$$

$$= x + x'$$

$$= 1.$$

proved.

2)

$$\rightarrow x \cdot 0 = 0.$$

$$= 0.$$

## → Theorem - 3

[Involution]

$$(x')' = x.$$

$$(x)$$

$$= x$$

proved.

## → Theorem - 6

[Absorption]



$$x + yz = z$$

$$x + xy$$

$$x(y+1)$$

$$x \cdot 1$$

$$= x$$

z proved

$$\rightarrow x(xy)$$

$$(x+y)(xy)$$

$$x + xy$$

$$x(1+y)$$

z proved.

State and prove Demorgan's theorem

Demorgan's theorem states

$$(x+y)' = x' \cdot y'$$

$$(x \cdot y)' = x' + y'$$

| $x$ | $y$ | $(x+y)$ | $(xy)'$ | $x'$ | $y'$ | $x'y'$ |
|-----|-----|---------|---------|------|------|--------|
| 0   | 0   | 0       | 1       | 1    | 1    | 1      |
| 0   | 1   | 1       | 0       | 1    | 0    | 0      |
| 1   | 0   | 1       | 0       | 0    | 1    | 0      |
| 1   | 1   | 1       | 0       | 0    | 0    | 0      |

proved

| $x$ | $y$ | $xy$ | $(xy)'$ | $x'$ | $y'$ | $x'ty'$ |
|-----|-----|------|---------|------|------|---------|
| 0   | 0   | 0    | 1       | 1    | 1    | 1       |
| 0   | 1   | 0    | 1       | 1    | 0    | 1       |
| 1   | 0   | 0    | 1       | 0    | 1    | 1       |
| 1   | 1   | 1    | 0       | 0    | 0    | 0       |

proved.

→ Note: Representation of Boolean variables is called Boolean expression.

→ Operator Precedence:

The operator precedence to be followed while evaluating Boolean expression

is as follows:


- Expression inside parentheses
- Complement
- AND
- OR

## → Venn Diagram?

Venn diagrams used to illustrate the postulates of Boolean Algebra. It is used to visualize the relationships among variables of Boolean expression.

The diagram consists of a rectangle inside which overlapping circles are drawn. One circle for each variable.

If inside the circle we say  $x=1$  if outside we say  $x=0$ .




We have 2 circles named  $x$  &  $y$ .

The area within circle  $x$   $x=1$  &  $y=0$

The area within circle  $y$ ,  $y=1$  &  $x=0$ , so  $xy$

Area of overlapping between  $x$  &  $y$  is  $xy$ .  
Area outside  $x$  &  $y$  is  $x'y'$ .

→ Venn Diagram To Illustrate  $x = xy + x$






area belonging to  $xy$  is inside circle  $x$ . So

$$x = xy + x$$


→ Venn Diagram To Illustrate Distributive Law:

$$x(y+z) = xy + xz$$



→ Examples:-

(b)




$$X = \overline{A} \quad A\overline{B} + \overline{A}B + AB$$

$$X = A(\overline{B+B}) + \overline{A}B$$


$$X = \underline{\underline{A + \overline{A}B}}$$

→ Write the Boolean Expression for Shaded Area:




$$\begin{aligned}
 X &= A B C + A B \bar{C} + \bar{A} B C \\
 &= \underline{A B \bar{C}} + \bar{B} C (A + \bar{A}) \\
 &= \underline{A B \bar{C}} + \bar{B} C
 \end{aligned}$$

→ Write the Boolean Exp for Shaded area




$$\begin{aligned}
 X &= A B C + \dots \\
 X &= A B C + A B \bar{C} + A \bar{B} C
 \end{aligned}$$

→ Write Boolean expr<sup>n</sup> for shaded area:-




$$X = ABC' + A'BC + AB'C$$

→ Write Boolean exp for shaded area



②



$$X = \underline{AB' + A'B}$$

## → Boolean Functions :-

Boolean function is an expression formed with binary variables, two binary operators OR and AND and NOT, parentheses and an equal sign.

Consider Boolean functions

$$F_1 = xyz'$$

$$F_2 = x + y'z$$

$$F_3 = x'y'z + x'yz + xy'$$

$$F_4 = xy + x'z$$

| x | y | z | F <sub>1</sub> | F <sub>2</sub> | F <sub>3</sub> | F <sub>4</sub> |
|---|---|---|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0              | 0              | 0              | 0              |
| 0 | 0 | 1 | 0              | 1              | 1              | 0              |
| 0 | 1 | 0 | 0              | 0              | 0              | 1              |
| 0 | 1 | 1 | 0              | 0              | 1              | 1              |
| 1 | 0 | 0 | 0              | 1              | 1              | 0              |
| 1 | 0 | 1 | 0              | 1              | 1              | 1              |
| 1 | 1 | 0 | 1              | 1              | 0              | 0              |
| 1 | 1 | 1 | 0              | 1              | 0              | 0              |

Any Boolean function is represented in form of truth table with  $2^n$  combinations where  $n$  is num of variables or exp<sup>n</sup>.



Boolean expression can be represented in logic diagram with the help of basic gates AND, OR and NOT.


Note: Simple circuits can be obtained by manipulating the Boolean function.

→ Literal: A literal is


formed or unformed variable. The number of literals in the Boolean exp can be minimized by algebraic manipulations.

→ Implementation of Boolean function with gates


→  $F_1 = xyz'$




$$\rightarrow F_2 = x + y'z$$



$$\rightarrow F_3 = x'y'z + x'yz + xy'z$$



$$\rightarrow F_4 = xy' + x'z$$




→ Simplify the Boolean functions and draw the logic diagram?


→  $x + x'y$

$x + yz$   
 $(x+y)(x+z)$

$(x+x')(x+y)$   
 $= \underline{x+y}$




→  $x(x' + y)$   
 $= x x' + xy = xy$



→  $x'y'z + x'yz + xy'$

$x'z(y + y') + xy'$

$= \underline{xy' + x'z}$




$$\rightarrow xy + x'z + yz$$

$$xy + x'z + yz(x + x')$$

$$= xy + x'z + xyz + x'y z$$

$$xy(1+z) + x'z(1+y)$$

$$= \underline{xy + x'z}$$



$$\rightarrow (x+y)(x'+z)(y+z)$$

By applying Duality

$$x'y' + z' + y'z'$$

$$xy + x'z + yz$$

$$= \underline{\underline{xy + x'z}}$$

## → Complement of a function:

The complement of a function  $F$  is  $F'$ .

It is obtained by changing 0's to 1's & 1's to 0's.

De Morgan's theorem for complement states that interchanging AND and OR operators & changing 1's to 0's & 0's to 1's.

$$(A + B + C)' = \underline{\underline{A' \cdot B' \cdot C'}}$$

→ Find the complement of function

$$F_1 = x'yz + x'y'z$$

$$F_1' = \underline{\underline{(x + y' + z) \cdot (x + y + z')}}}$$

$$z[y + zy']$$

classmate  
Date \_\_\_\_\_  
Page \_\_\_\_\_  
 $yz' + yz'$

$$\rightarrow F_2 = z[yz' + yz]$$

$$z[(y \wedge z) \vee (y \wedge z)']$$

$$z' + (y + z) \cdot (y' + z')$$

$\rightarrow$  Find the complement of

$$z + x'y$$

$$\rightarrow z' \cdot (z + y')$$

prove  
 $(x+y)(x+z) = xz + xy$

$$xz + xz + yz + yz' = xz + yz'$$

Canonical And Standard form?

Min Terms:

Two binary variables  $x$  and  $y$  combined with AND operation. This may have 4 possible combinations  $x'y$ ,  $xy'$ ,  $x'y'$  &  $xy$ . Each of these four AND terms are called Min terms or a Standard Product.

If there are  $n$  variables they can be combined to form

$2^n$  minterms. It will  
 from 0 to  $2^n - 1$ .  
 Each minterm is  
 obtained from an AND  
 term of  $n$  variables.  
 with each variable  
 being primed if bit is 0  
 & a unprimed if bit is 1.

→ Min term for three Binary Variables

| x | y | z | Term                    | Designation |   |
|---|---|---|-------------------------|-------------|---|
| 0 | 0 | 0 | $\bar{x}\bar{y}\bar{z}$ | $m_0$       | 0 |
| 0 | 0 | 1 | $\bar{x}\bar{y}z$       | $m_1$       | 0 |
| 0 | 1 | 0 | $\bar{x}y\bar{z}$       | $m_2$       | 0 |
| 0 | 1 | 1 | $\bar{x}yz$             | $m_3$       | 0 |
| 1 | 0 | 0 | $x\bar{y}\bar{z}$       | $m_4$       | 0 |
| 1 | 0 | 1 | $x\bar{y}z$             | $m_5$       | 0 |
| 1 | 1 | 0 | $xy\bar{z}$             | $m_6$       | 0 |
| 1 | 1 | 1 | $xyz$                   | $m_7$       | 1 |

⇒ Max Term:-

Max term is obtained  
 from an OR term of  
 $n$  variable with each  
 variable primed if bit is 0  
 (0).

(a).  
and unprimed if bit is 0.  
Each Maxterm is  
Complement of min term  
& vice versa.

→ Max terms for three Binary Variables

| x | y | z | Term       | Designation | Maxterm |
|---|---|---|------------|-------------|---------|
| 0 | 0 | 0 | $x+y+z$    | $M_0$       | 0       |
| 0 | 0 | 1 | $x+y+z'$   | $M_1$       | 1       |
| 0 | 1 | 0 | $x+y'+z$   | $M_2$       | 1       |
| 0 | 1 | 1 | $x+y'+z'$  | $M_3$       | 1       |
| 1 | 0 | 0 | $x'+y+z$   | $M_4$       | 1       |
| 1 | 0 | 1 | $x'+y+z'$  | $M_5$       | 1       |
| 1 | 1 | 0 | $x'+y'+z$  | $M_6$       | 1       |
| 1 | 1 | 1 | $x'+y'+z'$ | $M_7$       | 1       |

→ Max Min terms for two Binary Variables

| x | y | Term   | Designation | Maxterm         |
|---|---|--------|-------------|-----------------|
| 0 | 0 | $x'y$  | $m_0$       | $x+y$ $M_0$ 0   |
| 0 | 1 | $x'y'$ | $m_1$       | $x+y'$ $M_1$ 1  |
| 1 | 0 | $x'y$  | $m_2$       | $x'+y$ $M_2$ 1  |
| 1 | 1 | $xy$   | $m_3$       | $x'+y'$ $M_3$ 1 |

$(x+y)$   $(x'+y')$   
 $M_0$   $M_3$

$x'y' + xy + x'y + xy'$





→ To Write function for Max term

using truth table form  
max term that produces  
'0' in a function.  
OR

By applying duality to  
max term function.

~~$f_1 = (x+y)(x+y') = 0$~~

~~Max term represented by  $\pi$~~

~~$f_1 = \pi(M_0, M_3)$~~

~~$f_1 = (x+y')(x+y) = 0$~~

Max term represented by  $\pi$

$\pi(M_2, M_0)$

$f_2 = (x+y')(x+y) = 0$

$\pi(M_1, M_0)$

→ Function for Min Terms  
(three variables)

$$f_1 = x^0 y^0 z^1 + x^0 y^1 z^0 + x^1 y^0 z^0 = 1$$

⇒  $f_1 = m_1 + m_4 + m_7$   
Another combination

$$f_2 = x^0 y^1 z^0 + x^1 y^0 z^0 + x^1 y^1 z^0$$

⇒  $f_2 = \Sigma(m_2, m_5, m_7)$

~~→ Function for Max Terms  
(three variables)~~

~~$$f_1 = (x^0 + y^0 + z^0) (x^0 + y^1 + z^1) (x^1 + y^1 + z^1)$$~~

~~$$\Pi(M_0, M_3, M_6)$$~~

~~$$f_2 = (x^1 + y^0 + z^0) (x^1 + y^1 + z^1) (x^1 + y^1 + z^1)$$~~
~~$$\Pi(M_5, M_2, M_0)$$~~

Another Combination

$$f_2 = x'yz + xy'z + xyz' + xyz = 1$$

$$= m_3 + m_5 + m_6 + m_7 = 1.$$

→ Functions for max terms  
(three variable)

form minterms for each combination that produces 0 in the function and then ORing the terms

$$f_1 = x'y'z' + x'y'z + x'yz + x'yz'$$

Complement  $f_1$

$$f_1 = (x+y+z)(x+y'+z)(x+y'+z')$$

$$(x'+y+z')(x'+y'+z)$$

$$= \underline{m_0 m_2 m_3 m_5 m_6}$$

Similarly

$$f_2 = (x+y+z)(x+y+z')(x'+y'+z)$$

$$(x'+y+z)$$

$$= \underline{m_0 m_1 m_4}$$

Imp Note.

Boolean functions expressed as sum of minterms or product of max terms are called Canonical form.

→ To represent Boolean function as Sum of Minterms

The minterms in the function are those that give 1's.

Boolean function can be expressed in form of sum of minterms by the following steps.

→ If the term misses any of the variables it is ANDed with an expression  $x + x'$ .

→ Express Boolean function  $F = A + B'C$  as Sum of minterms

$$F = A + B'C$$

→ Take first term  $A$ , missing two variables  $B$  &  $C$ .

$$F = A(B + B') = AB + AB'$$

Still  $c$  is missing.

$$\begin{aligned} & AB(C + C') + AB'(C + C') \\ \rightarrow A &= ABC + ABC' + AB'C + AB'C' \end{aligned}$$

$\rightarrow$  Take 2<sup>nd</sup> term  $B'C$ .

$A$  is missing

$$B'C = B'C(A + A')$$

$$= AB'C + A'B'C$$

$\rightarrow$  Combining all terms

$$F = ABC + ABC' + AB'C + AB'C' + A'B'C + A'B'C'$$

$$F = A'B'C + AB'C' + AB'C + ABC' + ABC$$

$$F = m_1 + m_4 + m_5 + m_6 + m_7$$

$$F(A, B, C) = \sum (1, 4, 5, 6, 7)$$

Page 0

→ Truth Table for  $F = A + B^1C$ .

| A | B | C | F   |
|---|---|---|-----|
| 0 | 0 | 0 | 0 ✓ |
| 0 | 0 | 1 | 0 ✓ |
| 0 | 1 | 0 | 0 ✓ |
| 0 | 1 | 1 | 1 ✓ |
| 1 | 0 | 0 | 1 ✓ |
| 1 | 0 | 1 | 1 ✓ |
| 1 | 1 | 0 | 1 ✓ |
| 1 | 1 | 1 | 1 ✓ |

From the truth table  
Sum of minterms

$$F = AB^1C + AB^1C^1 + AB^1C + AB^1C + AB^1C + AB^1C$$

$$F = \Sigma(1, 4, 5, 6, 7)$$

→ To Represent Boolean Function as product of Max Terms.

→ By using distributive Law  $x + yz = (x + y)(x + z)$ .

→ Any missing variable in each term is ORed with  $x$  or  $x^1$ .

$$(A+B+C) \quad (A'+B+C) \quad (A'+B+C) \quad (A'+B+C)$$

Date \_\_\_\_\_  
Page \_\_\_\_\_

Express Boolean function  $f = xy + x'z$  in product of maximum form.

$$f = xy + x'z$$

$$= (xy + x') (xy + z)$$

$$(x'+x) (x'+y) (x+z) (y+z)$$

$$F = (x'+y) (x+z) (y+z)$$

$x'+y$  missing  $z$

$$x'+y + (zz')$$

$$= (x'+y+z) (x'+y+z')$$

$$x+z + (yy')$$

$$= (x+z+y) (x+z+y')$$

$$y+z + (xx')$$

$$= (x+y+z) (x'+y+z)$$

Combining all terms

$$F = (x+y+z) (x+y'+z) (x'+y+z) (x'+y+z')$$

$$f = M_0 M_2 M_4 M_5$$



$$f(x, y, z) = \pi(0, 2, 4, 8)$$

→ Conversion Between Canonical forms

Consider function with min terms

$$F(A, B, C) = \sum(1, 4, 5, 6, 7)$$

$$F(A, B, C) = \sum(0, 2, 3)$$

$$= m_0 + m_2 + m_3$$

$$F = (m_0 + m_2 + m_3)$$

$$= m_0 + m_2 + m_3$$

$$m_0 + m_2 + m_3$$

$$f = \pi(m_0 + m_2 + m_3) \rightarrow \text{Product}$$

of Maxterms

Note:  $m_j = M_j$

$$\sum(1, 3, 7) \quad (x'y'z + x'yz + xyz)$$

$$xy(x+yz) \quad (x+y'z) \quad (x+y+z)$$

$$(001) \quad (011) \quad (110)$$

→ To find Maxterms from Truth table for function  $F = xy + x'z$

| x | y | z | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$(z + y + z)$

from truth table max terms are

$M_0, M_2, M_4, M_5$

$$F = \Pi(M_0, M_2, M_4, M_5)$$

→ Standard Forms:

Boolean functions are expressed in standard forms. There are two types of standard forms.

→ Sum of product  
→ product of sum

Sum of product contains AND terms called product terms & these product terms are ORED.

Ex:  $F_1 = xy' + xz + xy$

Product of Sum contains sum of literals and these are ANDED.

Ex:  $F_2 = (x+yz')(x+y'+z)$

Some Boolean exp<sup>n</sup> are expressed in non-standard form.

$F_3 = (AB+CD)(A'B+C'D)$

Such expression have to be changed to standard form.

$$\begin{aligned}
 \text{P. 5 } xy + xz + yz' &= xz + yz' \leftarrow \\
 xy(z+z') + xz + yz' & \\
 \underline{xyz} + \underline{xyz'} + xz + yz' & \\
 xz + yz'(1+x) & \\
 = \underline{\underline{xz + yz'}} &
 \end{aligned}$$

## Other Logic Operations:

Boolean expressions and symbols for 16 functions for two variables.

$$F_0 = 0.$$

Null.

$$F_1 = xy.$$

AND.  $x \cdot y$ .

$$F_2 = xy'$$

$x/y$ .

$$F_3 = x.$$

$$F_4 = x'y$$

$y/x$ .

$$F_5 = y.$$

$$F_6 = xy' + x'y.$$

$x \oplus y$

EXOR.

$$F_7 = x + y.$$

$x + y$

OR.

$$F_8 = (x + y)'$$

NOR  $x \downarrow y$ .

NOT OR

$$F_9 = xy + x'y'$$

$x \odot y$ .

EX NOR.

$$F_{10} = y'$$

$y'$

$$F_{11} = x + y'$$

$x \downarrow y$ .

$$F_2 = x'$$


$$F_3 = x' + y \quad xy$$

$$F_4 = (xy)' \quad x \uparrow y \quad \text{NAND}$$


$$F_5 = 1 \quad \text{not AND}$$

## → Digital Logic Gates


Boolean algebra functions are expressed in terms of AND, NOT and OR. Other gates are NOT AND - NAND, NOT OR - NOR, EXOR, EXNOR.

| Name | Symbol   | Function | TT   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |
|------|--|----------|--|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|
| AND  |  | $xy$     | <table border="1"> <tr> <td>x</td> <td>y</td> <td>xy</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </table> | x | y | xy | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| x    | y  | xy       |  |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |
| 0    | 0  | 0        |  |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |
| 0    | 1  | 0        |  |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |
| 1    | 0  | 0        |  |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |
| 1    | 1  | 1        |  |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |

OR.


 $x+y$ 

| x | y | $x+y$ |
|---|---|-------|
| 0 | 0 | 0     |
| 0 | 1 | 1     |
| 1 | 0 | 1     |
| 1 | 1 | 1     |

NOT  
(Inverter) $x'$ 

| x | $x'$ |
|---|------|
| 0 | 1    |
| 1 | 0    |

Buffer

 $x$ 


| x | F |
|---|---|
| 0 | 0 |
| 1 | 1 |

NAND


 $(xy)'$ 

| x | y | F |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NOR


 $(x+y)'$ 

| x | y | F |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Exclusive  
OR. $xy + x'y'$ 

| x | y | F |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


Exclusive  
NOR



$$F = x'y + xy'$$

| x | y | F |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

→ Extension To Multiple Inputs




$$F = [(x+y) + z]'$$

$$F = (x+y) \cdot z'$$

$$= (x+y) z'$$

$$F = xz' + yz'$$




$$F = [x + (y+z)]'$$


$$F = x' \cdot (y+z)''$$

$$F = x' (y+z)$$


$$F = x'y + x'z$$




→ Three input NOR Gate :-



→ Three input NAND Gate :-









$$F = \left[ (ABC)' (DE)' \right]'$$

$$F = \underline{ABC + DE}$$

→ Two I/P EXOR Gate



→ Three I/P EXOR Gate



Op of EXOR is 1 if the I/P variable have an odd number of 1's

## Truth Table

| x | y | z | $F = x \oplus y \oplus z$ |
|---|---|---|---------------------------|
| 0 | 0 | 0 | 0                         |
| 0 | 0 | 1 | 1                         |
| 0 | 1 | 0 | 1                         |
| 0 | 1 | 1 | 0                         |
| 1 | 0 | 0 | 1                         |
| 1 | 0 | 1 | 0                         |
| 1 | 1 | 0 | 0                         |
| 1 | 1 | 1 | 1                         |

## → Combinational Logic


Digital logic gates are used to perform specific operations on Boolean Algebra.

These are called digital logic circuits.

Logic circuits are of two types

- Combinational
- Sequential


## → Combinational circuit:-



→ Combinational Circuit consists of I/P variables, logic gates and O/P variables.

→ O/P is determined from present combinations of I/P's without depending on previous I/P's.

→ Sequential Circuits



- Sequential circuit consists of series of l/p's & o/p's.
- The o/p of sequential circuit depends on both present & previous o/p's.
- Sequential circuit consists of memory element.

## → Difference B/w Combinational & Sequential Circuit

| Combinational                        | Sequential                                 |
|--------------------------------------|--|
| → o/p depends only on present i/p's. | → o/p depends on present & previous i/p's. |
| → feed back is not present.          | → feed back is present.                    |
| → Memory elements are not required.  | → Memory elements are used.                |
| → Simple to design.                  | → Design is complex.                       |

## → Design of Combinational Circuits?

The design procedure of combinational circuit

→ involves four steps.  
→ Problem is stated  
→ Number of  $OP$  variables and  $OLP$  variables are determined  
→  $OP$  and  $OLP$  variables are assigned letter symbols.

→ Truth table that defines relation b/w  $OP$ 's and  $OLP$ 's are derived

→ Simplified Boolean function is obtained  
→ Logic diagram is drawn.

A practical design method would consider four

Constraints:

- Minimum number of gates
- Minimum number of  $OLP$ 's to a gate.
- Minimum number of interconnections

→ Address:-

Digital Computers perform various tasks among which arithmetic operation

are basic tasks.  
Addition of two binary digits is an example.

### → Half Adder:-

Half Adder circuit adds two binary digits and produces two output values: Sum and Carry.

Truth Table

| x | y | S | C |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |


Half Adder has 2 I/P's, x and y and two O/P's Sum and Carry. It performs binary addition of x and y.

From the truth table expression for Sum and Carry are




$$S = x'y + xy' = x \oplus y$$

$$C = xy$$

The Combinational diagram  
Circuit for Half Adder



Combinational Logic Diagram



Implementation of Half Adder

$$S = x'y + xy' \quad C = xy$$

$$S = x'y + xy'$$

This is in sum of product form.  
To complement in product of sum form.

$$S = (x + y)(x' + y')$$

→ Full Adder

Full adder is a combinational circuit that adds 3 input variables or bits and produces two outputs: Sum and Carry.

| x | y | z | Sum | Carry |
|---|---|---|-----|-------|
| 0 | 0 | 0 | 0   | 0     |
| 0 | 0 | 1 | 1   | 0     |
| 0 | 1 | 0 | 1   | 0     |
| 0 | 1 | 1 | 0   | 1     |
| 1 | 0 | 0 | 1   | 0     |
| 1 | 0 | 1 | 0   | 1     |
| 1 | 1 | 0 | 0   | 1     |
| 1 | 1 | 1 | 1   | 1     |



The expression for Sum  
from the truth

$$S = x'y'z + x'yz' + xy'z' + xyz$$

The expression for  
carry using truth table

$$C = x'y'z + x'yz' + xy'z' + xyz$$

$$C = yz'(x+x') +$$

$$C = x'y'z + x'yz' + xy'(z+z')$$

$$C = x'y'z + x'yz' + xy'$$

$$C = x'y'z + x'(y+y'z)$$

$$C = x'y'z + x'(y+z)$$


$$C = x'y'z + xy' + xz$$

$$C = y'(x'z + x) + xz$$


$$C = y'(x+z) + xz$$

$$C = xy' + yz + xz$$

# Implementation using Logic Diagram for Sum



For carry:-




## → Concept of K-map

K-map is Karnaugh map. It is a pictorial form of a truth table.

The map is diagram of squares. Each square represents one minterm.

## → Two-Variable K-map

|       |           |           |
|-------|-----------|-----------|
|       | $y_0$     | $y_1$     |
| $x_0$ | $x_0 y_0$ | $x_0 y_1$ |
| $x_1$ | $x_1 y_0$ | $x_1 y_1$ |



## → Three-Variable K-map

|     |      |         |        |        |         |
|-----|------|---------|--------|--------|---------|
|     | $yz$ | 00      | 01     | 11     | 10      |
| $x$ | 0    | $x'yz'$ | $x'yz$ | $xyz$  | $xyz'$  |
|     | 1    | $xyz'$  | $xyz$  | $x'yz$ | $x'yz'$ |

## → Draw K-map for Half Adder

$$\text{Sum} = x'y + xy'$$

$$C = xy$$


## → Concept of K-map

K-map is Karnaugh map. It is a pictorial form of a truth table.

The map is diagram of squares. Each square represents one minterm.

## → Two-Variable K-map

|     |       |        |       |        |
|-----|-------|--------|-------|--------|
|     | $x$   | $y$    | $0$   | $1$    |
| $0$ | $x'y$ | $x'y'$ | $x'y$ | $x'y'$ |
| $1$ | $x'y$ | $x'y'$ | $x'y$ | $x'y'$ |



## → Three Variable K-map

|     |        |         |        |         |        |         |         |
|-----|--------|---------|--------|---------|--------|---------|---------|
|     | $x$    | $y$     | $z$    | $00$    | $01$   | $11$    | $10$    |
| $0$ | $x'yz$ | $x'yz'$ | $x'yz$ | $x'yz'$ | $x'yz$ | $x'yz'$ | $x'yz'$ |
| $1$ | $x'yz$ | $x'yz'$ | $x'yz$ | $x'yz'$ | $x'yz$ | $x'yz'$ | $x'yz'$ |

## → Draw K-map for Half Adder

$$\text{Sum} = x'y + xy'$$

$$C = xy$$

|       |   |   |
|-------|---|---|
| x \ y | 0 | 1 |
| 0     | 0 | 1 |
| 1     | 1 | 0 |

$$S = x'y' + \underline{x'y}$$

|       |   |   |
|-------|---|---|
| x \ y | 0 | 1 |
| 0     | 0 | 0 |
| 1     | 0 | 1 |

$$C = \underline{xy}$$

→ Draw K map for full Adder:

|        |    |    |    |    |
|--------|----|----|----|----|
| x \ yz | 00 | 01 | 11 | 10 |
| 0      | 0  | 1  | 0  | 1  |
| 1      | 1  | 0  | 0  | 1  |

$$S = x'y'z + xy'z' + x'yz' + xyz$$

|        |    |    |    |    |
|--------|----|----|----|----|
| x \ yz | 00 | 01 | 11 | 10 |
| 0      |    |    | 1  |    |
| 1      | 1  |    | 1  | 1  |

$$C = xy'z + xyz + xy'z' + xyz + x'yz'$$

$$C = xy'z + xyz' + xyz + x'yz'$$

$$C = \underline{xy + yz + xz}$$

→ Implement Full Adder using two Half Adders and an OR gate.

Expression for sum of full adder is

$$S = x'y'z + x'yz' + xy'z' + xyz$$

and

$$C = x'yz + xy'z + xyz' + xyz$$

$$S = x'(y'z + yz') + x(y'z' + yz)$$

$$S = x'(y \oplus z) + x(y \oplus z)$$

let  $y \oplus z = Y$

$$S = x'Y + xY$$

$$S = x \oplus Y$$

~~$$S = x'(y \oplus z) + x(y \oplus z)$$~~

$$S = x \oplus (y \oplus z)$$


HAA1

HAA2

$$C = x'y'z + xy'z + xy'z' + xyz$$

$$C = z(x'y + xy') + xy(z+z')$$

$$C = z(x \oplus y) + xy$$



problems

Demonstrate by means of truth table the validity of all identities

(a) De Morgan's theorem for  $(xyz)' = x' + y' + z'$

| x | y | z | (xyz) | x' + y' + z' |
|---|---|---|-------|--------------|
| 0 | 0 | 0 | 0     | 0            |
| 0 | 0 | 1 | 0     | 1            |
| 0 | 1 | 0 | 0     | 1            |
| 0 | 1 | 1 | 1     | 2            |
| 1 | 0 | 0 | 0     | 1            |
| 1 | 0 | 1 | 1     | 2            |
| 1 | 1 | 0 | 1     | 2            |
| 1 | 1 | 1 | 1     | 3            |

→ moved

$$xy(x+y+z)$$

$$xy + yz + zx$$

→ Simple to

$$\textcircled{1} \quad x'$$

$$= x'$$

b) Grand Distribution Law  
 $x + y + z = (x+y)(x+z)$

| x | y | z | (x+y) | x+z | (x+y)(x+z) | (x+y)(x+z) |
|---|---|---|-------|-----|------------|------------|
| 0 | 0 | 0 | 0     | 0   | 0          | 0          |
| 0 | 0 | 1 | 0     | 1   | 0          | 0          |
| 0 | 1 | 0 | 1     | 0   | 0          | 0          |
| 0 | 1 | 1 | 1     | 1   | 1          | 1          |
| 1 | 0 | 0 | 1     | 1   | 1          | 1          |
| 1 | 0 | 1 | 1     | 1   | 1          | 1          |
| 1 | 1 | 0 | 1     | 1   | 1          | 1          |
| 1 | 1 | 1 | 1     | 1   | 1          | 1          |

→ proved

c)  $xy + x'z + yz$   
 $xy + x'z + yz(x+y)$   
 $xy + x'z + xyz + xy^2$




$$xy(1+z) + x'z(1+y)$$

$$\underline{xy + x'z} \text{ proved.}$$

→ Simplify the Boolean expressions to minimum num of literals

$$\begin{aligned} \textcircled{1} \quad & \underline{x'y''} + xy + \underline{x'y} \\ & = x'(y+y') + xy \\ & = x' + xy \end{aligned}$$

$$\begin{aligned} & x'y + y(x) \\ & y + \underline{x'y'} \\ & (y+x) (y+x') \end{aligned}$$



$x(1+y)$   
0  
0  
1  
1  
1  
1  
↓  
proved

$$\textcircled{2} \quad x(1+y)(x+y')$$

$$xx + xy' + xy + yy'$$

$$x + xy' + xy$$

$$x(1+y') + xy$$

$$x + xy$$

$$\underline{x(1+y) = x}$$

$$(3) \quad \underline{x'y} + xy' + \underline{-xy} + \underline{x'y'}$$

$$x'(y+y') + x(y+y')$$

$$= x' + x = \underline{\underline{1}}$$

$$(4) \quad x' + xy + \underline{xz'} + \underline{xy'z'}$$

$$x' + xy + xz'(1+y')$$

$$x' + xy + xz'$$

$$(5) \quad xy' + y'z + x'z'$$

$$xy' + y'z + x'z'$$

$$xy' + y'z(x+x') + x'z'$$

$$xy' + xy'z + x'y'z + x'z'$$

$$xy'(1+z) + x'y'z + x'z'$$

$$\underline{xy'} + \underline{xy'z} + x'z'$$

$$\underline{xy'(1+z)} + x'z'$$

$$\underline{\underline{xy' + x'z'}}$$

$$(6) \quad \underline{ABC} + \underline{A'B} + \underline{ABE}$$

$$= AB(C+C') + A'B$$

$$= \underline{AB} + A'B$$

$$= B(A+A') = \underline{B}$$

$$(7) \quad x'yz + xz$$

$$x'yz + xz(y+y')$$

$$x'yz + xyz + xy'z$$

$$yz(x+x') + xy'z$$

$$yz + xy'z$$

$$yz(x+y)$$

$$\underline{z(x+y)}$$

$$\begin{array}{l} xyz \\ x'yz \\ \hline \end{array}$$

$$\begin{array}{l} x+yz \\ (x+y)(x+z) \\ \hline \end{array}$$

→ Reduce the Boolean expressions as indicated

$$\underline{A'c'} + \underline{ABC} + \underline{Ae'} \rightarrow 3 \text{ literals}$$

$$c'(a+A') + abc$$

$$\underline{c' + abc} \rightarrow \underline{AB(c+e')}$$

$$= \underline{AB}$$

Q)  $(x'y' + z)'$  up to 3 literals

$$\begin{aligned} & (x'y' \cdot z)' \\ & (x'y' + z)' \\ & (x'y')' + z + xy + wz \end{aligned}$$

$$\underline{xz'} + \underline{yz'} + \underline{z} + \underline{xy} + \underline{wz}$$

$$xz' + yz' + xy + wz$$

$$xz' + yz' + xy(z + z') + wz$$

$$xz' + \underline{xyz'} + \underline{xyz} + \underline{xyz'} + wz$$

$$xz' + xy + xyz + wz$$

$$xz' + z + wz$$

$$z(z + z') + wz = \underline{\underline{z + wz}}$$

→ Find the Complement of  $F = x + yz$

$$\textcircled{1} (x + yz)' = \underline{\underline{x' \cdot (y' + z')}}$$

$$\textcircled{2} \quad xy' + x'y$$

$$(xy' + x'y)$$

$$(x' + y) \cdot \underline{(x + y')}$$

$$\textcircled{3} \quad (AB' + C)D' + E$$

$$\left[ (AB' + C)D' + E \right]$$

$$(A' + B) \cdot C + D \cdot E$$

$$\textcircled{4} \quad (x + y' + z) (x' + z') (x + y)$$

$$(x' \cdot y \cdot z') + (x \cdot z) + \underline{(x' \cdot y')}$$

→ Use DeMorgan's theorem  
 Convert the Boolean  
 exp<sup>n</sup>. that have only OR  
 & complement operation.

$$F = x'y' + x'z + y'z$$

$$F = x'y' + z'z + y'z$$

use DeMorgan's theorem  
for each term


$$F = (x'y')' + (z'z)' + (y'z)'$$

$$= \overline{x+y} + \overline{z+z'} + \overline{y'z}$$

$$= \overline{x+y} + 1 + \overline{y'z}$$

$$= \overline{x+y} + 1 + \overline{y'z}$$

$$= 1$$



use DeMorgan's theorem  
for the expression so  
that it contains only  
AND and NOT gates:

$$F = (y+z') (x+y) (y'+z)$$

$$= (y+z')' (x+y)' (y'+z)'$$

$$= (y'z) (x'y) (y'z)$$

$$= (y'z) (x'y) (yz')$$

$$F = x'y' + x'z + y'z$$

Take Complement

$$F = (x'y' + x'z + y'z)'$$

$$(x'y')' \cdot (x'z)' \cdot (y'z)'$$

→ Obtain truth table and expression as sum of min terms and product of max terms:

①  $(xy + z)(y + xz)$

| x | y | z | $(xy + z)$ | $(y + xz)$ | o/p |
|---|---|---|------------|------------|-----|
| 0 | 0 | 0 | 0          | 0          | 0   |
| 0 | 0 | 1 | 0          | 0          | 0   |
| 0 | 1 | 0 | 0          | 0          | 0   |
| 0 | 1 | 1 | 0          | 0          | 0   |
| 1 | 0 | 0 | 0          | 0          | 0   |
| 1 | 0 | 1 | 0          | 1          | 0   |
| 1 | 1 | 0 | 1          | 0          | 0   |
| 1 | 1 | 1 | 1          | 1          | 1   |

Sum of min terms  
 $xyz + x'yz + xy'z + x'yz + x'yz + x'yz + x'yz + x'yz$

## Module 4 Embedded Systems


### Microprocessor:-

Computer's Central Processing unit (CPU) built on a single integrated chip is called a microprocessor.

A digital computer with one microprocessor is called a microcomputer.

Microprocessor contains millions of tiny components like transistors, resistors and diodes that work together.

### Block Diagram of Microprocessor:



Microprocessor consists of Arithmetic and Logic unit (ALU), Central unit and registers.



ALU performs arithmetic and logic operations on data received from an I/O device or memory.

Control unit controls the instructions within the computer.

Register used to store the data.

### Fourth Generation Microprocessors:

32-bit microprocessors were introduced ex: Intel 80386.

### Fifth Generation Microprocessors:

64-bit microprocessors were introduced.

### Working of Microprocessor:

Initially instructions are stored in memory. The microprocessor fetches these instructions & decodes it & executes these instructions till STOP instruction is met.

Then it sends result in binary form to the output.

→ Micro Controller :-

A micro controller is a small & low cost micro computer designed to perform specific tasks of the system like microcontroller information, receiving remote signals.

General Micro Controller consists of processor, memory, serial ports, peripherals (timers, counters).

→ Microprocessor vs Micro Controller

|   |   |
|---|---|
| <p>① Microprocessor consists of CPU, ALU.<br/>Ex: Intel 8086.</p> | <p>Micro Controller highly integrated chip contains CPU, memory, I/O ports.<br/>Ex: Intel 8051.</p> |
| <p>② used in personal computers</p>                               | <p>used in Embedded Systems</p>   |
| <p>③ Dependent unit<br/>④ Limited power saving options</p>        | <p>Self contained unit<br/>Includes lot of options</p>  |
| <p>⑤ Consumes more power</p>                                      | <p>Consumes less power</p>  |

→ Define Embedded System with an example.

An Embedded System is a microcontroller or microprocessor based system which is designed to perform specific tasks in combination of both hardware & software.

Ex: Electronic toys, mobile handsets, washing machines, Air Conditioners, DVD player, Set top box.

fire alarm sense only smoke. Laser pointer projects.

Note: Firmware: programming

Instructions stored in read-only memory (ROM).

→ Embedded System v/s General Computing System:

| General Computing S/m.                               | Embedded S/m.   |
|--|---|
| ①. Microprocessor based S/m.                         | Microcontroller based S/m.  |
| ②. Computer need human intervention to perform tasks | Embedded device does not need human interaction to perform tasks. |

General Computing S/m.

Embedded S/m.

power Consumption is high

power Consumption is less.

Harvard / Von Neumann architecture

Medium Scale Embedded S/m.

Harvard architecture.

Reduced Instruction Set Computer

Complex Embedded S/m.

It has 2 parts Hardware and Software

3 parts Hardware Software and firmware.

## RISC v/s CISC.

RISC: Reduced Instruction Set Computer.

CISC: Complex Instruction Set Computer.

They are two types of Computer architectures that are used to design micro processor found in computers. They are used to improve performance of CPU.

RISC architecture has small set of instructions  
 CISC architecture has set of large number of instructions.

## RISC

## CISC


|     |  |  |
|-----|--|--|
| ①   | Reduced Inst <sup>n</sup> set Computer | Complex Inst <sup>n</sup> set Computer |
| ②   | Simple decoding of instructions        | Complex decoding of instructions       |
| ③   | Length of code is short.               |  |
| ③   | Small code size                        | Large code size.                       |
| ④   | Less Execution time                    | More execution time                    |
| ⑤   | RISC used in Micro processor           | used in Micro Controller.              |
| ⑥   | Software Centric Design                | Hardware Centric Design.               |
| ④   | uses Harvard architecture              | uses Vonneumann architecture / Harv    |
| Ex: | IBM RS6000.                            | Ex: Intel 386.<br>Intel 486, Pent      |

## Micro Controller Architectures :

Micro Controller architectures are two types :  
1. Von-Neumann.  
2. Harvard.


### Von-Neumann Architecture :

In this architecture program & data instructions are stored in same memory.



### Harvard Architecture :

In this architecture separate memory is used for storing program and data instructions.



## Van-Neumann V/s Harvard Architecture:

Van-Neumann.

Harvard.

- |   |   |
|---|---|
| ①. Ancient Computer architecture based model.   | Modern Computer architecture based model.                       |
| ②. CPU is connected to Data Memory (RAM) and program memory (ROM) by a single memory. | Data Memory (RAM) and program memory (ROM) are used separately. |
| ③. Common bus is used for data and program.   | Separate bus is used for data and program.                      |
| ④. used in Small Computers.   | used in Micro Controller.                                       |
| ⑤. CPU cannot access data and program at same time.                                   | Can access at the same time.                                    |
| ⑥. Execution Speed is slower.   | faster execution speed.   |
| ⑦. uses CISC  | uses RISC   |

## → Classification of Embedded Systems:-

Embedded Systems are classified based on


→ Based on Generation

→ Based on Complexity and


→ performance requirements

→ Based on deterministic behaviour

→ Based on triggering.







## → Based on Generation :-

### → First Generation :-

The earlier first generation embedded systems were built with 8-bit microprocessors & 4-bit Microcontrollers.

Ex: Digital Telephone, Keypads, Stepper motor control units.

### → Second Generation :-

In this generation 8-bit microprocessors replaced by 16-bit microprocessors. & 4-bit Microcontrollers replaced by 8-bit microcontrollers.

Ex: Data Acquisition Systems.

### → Third Generation :-

Embedded systems have 32-bit microprocessors and 16-bit microcontrollers.

Ex: Robotics, Industrial process Control.

### → Fourth Generation :-

Embedded systems have high performance processors.

→ Based On Complexity and Performance Requirements:-

→ Small Scale Embedded Systems

They are built with 8 or 16-bit microprocessor / Micro Controller.

The hardware and software complexities are low.  
Ex: Electronic toy.

→ Medium Scale Embedded Systems

They are built with 16 bit or 32-bit microprocessor / micro controller.

They use programming tools like C, C++, JAVA.

→ Large Scale Embedded Systems

They are built with 32 bit or 64-bit microprocessor / micro controller.

They are built with RISC processors, System on Chip (SOC).


## → Elements of Embedded System:

### Hardware

- Processor
- Power Supply
- Timers
- Counters
- I/P, O/P devices.
- Memory
- Communication Interface.

### Software

- Simulator
- Compiler
- Debugger
- Assembler.



## → Major Application Areas of Embedded System:

→ Consumer Electronics: Digital cameras, laptops etc.

→ Household Appliances: TV, VCD, Players, washing machines, Fridges, microwave etc.

→ Home Automation & Security S/m: AEs, Fire Alarms, Intruder detection Alarms.

→ Automotive Industry :- Anti lock braking system, Engine control

→ Telecom :- Telephones, telephony switches.

→ Computer peripherals :- printers, Scanners, fax machines.

→ Computer Networking :- Network Routers, switches etc


→ Health Care :- X-ray, Scanners, ECG, EEG, BP monitor, pulse monitor etc.

→ Measurement & Instrumentation Digital multimeters, CRO's etc

→ Banking & Retail :- ATM, Currency counters.

→ Card Readers :- Barcode, Smart Card reader etc.

# Block Diagram of Core of Embedded S/m.



## → The Core of the Embedded System:

The core of the Embedded system fall into any one of the fall categories

→ General Purpose and Domain Specific processes.

- Microprocessors
- Microcontrollers
- Digital Signal Processors.

→ Programmable Logic Devices

→ Application Specific Integrated Circuits (ASIC's).


→ Commercial off the shelf Components.

## → Sensors and Interfacing:

Instrumentation: Technology of measurement.

An Instrument is a device that measures or manipulates process physical variables such as temperature level or pressure etc.

# Instrumentation System:



## Elements of Instrumentation System:

The primary element is sensor.

→ The quantity to be measured is the input to the sensor.

→ Transducer: The sensor

has non-electric input it is converted to electrical signal by means of device called transducer.

→ Signal Conditioner: This device

converts the o/p of transducer into a quantity suitable for next block.

Ex: Rectification Modulation.

The electrical signal obtained from the above




needs further conversion of the next stage accepts only in digital form, then Analog to Digital Converter is used (ADC).

### → Signal Processing Element:

The common signal processing element is electronic amplifier. It improves the strength of the signal. It amplifies the signal.

### → Control Systems:

Control System is defined as a system of devices that manages, commands, directs or regulates the behaviour of other devices to achieve desired results.



Closed Loop Control System

Closed loop control s/m uses  $-ve$  feedback.

I/p is given to Comparator. Another I/p to Comparator is O/p fed back as I/p.

If the I/p and feedback signal do not match error signal is generated.

Comparator is used to sense the difference in these two signals.


The error signal is amplified using power amplifier.

This signal is given to Controller & O/p is obtained. This O/p is fed back as I/p.

This signal is given to the signal conditioning block before going as I/p.

## → Transducers?

Transducers are devices that convert energy in the form (sound, light, heat etc) on to an equivalent electrical signal.



## Transducer Type:

Sensor: (physical form)  $\rightarrow$  (Electrical form).

Actuator: (Electrical form)  $\rightarrow$  (physical form).

Ex: A microphone is a transducer converting sound pressure variations into voltage and current.

A loud speaker is a transducer that converts low freq electric current into audible sounds.

## Sensor:

A sensor is a transducer which converts energy of physical form to electrical energy. Sensor act as I/P device.

Ex 1: Physical quantity: Sound.  
I/P Transducer: Microphone  
In a microphone, movement of diaphragm causes current induced in a coil.

## Sensor types:

Sensors are <sup>4</sup> ~~two~~ types.

- Active Sensor: Generates current or voltage as output.
- Passive Sensors: This requires current or voltage as ip.
- Digital Sensors: Op exist in two states ON or OFF. Low or HIGH.
- Analog Sensors: Op is continuously varying.

## Sensor Ex: 2.

Physical quantity: Temperature.  
IP Transducer: Thermocouple

Thermometer - measures temperature. Consists of two wires of different metals joined at each end. One junction is placed where temp to be measured and other kept at constant.

temp. This temp difference causes development of electro motive force.

### → Actuators:-

Actuator is a transducer that converts electrical signal to corresponding physical action. Actuator acts as O/p device.

Ex: Physical Quantity: Sound.  
O/p Transducer: Loudspeaker

### → Light Emitting Diode (LED)

LED is an output device for visual indication in Embedded S/m.


It is used as an indicator of status of various signals or situations.

Ex: Conditions like device ON/OFF

LED is a pn junction diode contains anode (+) and cathode (-).

For proper functioning anode is connected to +ve terminal and cathode to -ve terminal of supply voltage.

A resistor is used in series between the power supply & diode to limit the current through it.



Symbol for LED:



→ Interfacing LED to an Micro Controller (MC)


LED can be interfaced to port pin of MC in two methods.

Method 1: Anode of LED


is connected to port pin. or Cathode is grounded. When port pin of MC goes 1, LED is forward biased and emits light. When port pin goes 0, LED is off.

This means port pin sources current to LED. (Current Sourcing)  
Method 2. (Current Sinking)

Cathode is connected to port pin and anode is connected to supply voltage. When port pin is 0, LED turns ON.



Method - I  
Current Sourcing



Method II  
Current Sinking

→ 7-Segment LED display:-


The 7-Segment LED display is an o/p device for displaying alpha numeric (0-9) and (A-F) characters.

It contains eight LED segments arranged in a special form. 7 segments are used for displaying alpha numeric characters.

The LED segments are named A to g. & decimal point LED segment by DP.

The 7-segment LED display have two configurations  
Common Anode  
Common Cathode

7-segment display consists 7 LEDs arranged in rectangular fashion. Each LED is called a segment.






### → Common Anode Configuration

In this all anode connections of LED segments are joined together to logic 1.

The individual segments are illuminated by applying logic 0 or low signal.






Ex: To display 4. b c g f

should be illuminated.  
So diode b c g f to be given  
logic 0 to illuminate the  
LED's to display 4.

## → Common Cathode Configuration:

All the Cathode are joined together to logic 0.

Individual segments are illuminated by applying logic 1 or High signal.




Ex: for decimal number 7  
to be displayed LEDs  
a, b, c to be illuminated  
So provide logic high to  
a, b, and c.

→ LED Display of All Numbers (0 to 9)



LED Segment Interfaced with MC:-



→ Ex of Sensor with its operation  
Explain any sensor working and operation -

Microphone are used in smart phones or mobiles. They detect audio signals and convert them into electrical signal (mV).

Microphone work on diff properties like capacitance, piezo electric effect, resistance. A crystal is used which under pressure produces alternating voltage.

A diaphragm is connected to crystal such that sound signal hits the diaphragm it moves to & fro, that causes vibrations in crystal & produces alternating voltage generated for the applied sound signal.

→ Explain any Actuator working principle.


Explain working of LED - 7 segment display.

# Module 5. Analog And Digital Communication :

## Modern Communication System :

- Communication Engg deals with transmitting information
- Information is transmitted through electrical signals.
- Information is transmitted through communication link.


### Block Diagram of Communication System



The main constituents of communication system are:

Note (1) Message Signal :- The

signal that contains information is called message signal. It is a low freq. signal. (20 Hz - 20 kHz)



Note (2) Carrier Signal :- This

signal carries information. It is a high freq. signal and does not contain any information. freq. is in terms of MHz.

→ Main constituents of Communication System :-

→ Information Source and Transducer

Message or information originates at the information source. It may be in form of sound (human speech), picture (image), words (text). A transducer is a device which converts one form of energy to other. I/p transducer (Sensor)

Converts sound/light signal to electrical signal.

Transmitter :-


The OP of the transducer is called base band signal / message signal (electrical signal) is applied to transmitter.

The transmitter processes the signal prior transmission


→ The base band signal is low freq signal. It is translated to high freq called Carrier Communication System

In this system main function of transmitter is modulation. In modulation message signal is superimposed on higher freq signal.

→ The base band signal is transmitted without translating into high freq. is called Baseband Communication System



## → Typical Analog Transmitter:



$m(t)$  &  $s(t)$  be the base band signal. It is given to modulator and converted to high freq signal. The modulated signal is  $s(t)$ . This signal is amplified using amplifier stages. The amplified signal is passed to the channel.

## → Channel / Medium:

The medium through which message travels from transmitter to receiver.

Channel of two types:

→ Hardwire channels (Manmade structures):



## → Transmission Lines:

Consists of two or more conductors through which signals are transmitted  
ex: ① Twisted pair cables used in telephony.

② Coaxial cables. used in TV transmission.

## → Wave Guides:-

Consists of hollow metal tube for transmitting signals.

## → Optical fibre:-

Consists of very thin hollow glass fibre through which signal is transmitted in form of light energy.

## → Softwired channels (no physical connection b/w TX and RX)

Natural resources used as medium for transmission  
ex: air / open space  
sea water.

→ Noise: noise is defined

as unwanted signal. It is undesirable part of communication system. When noise is mixed with signal it gets deteriorated.

### → Receiver:

The function of receiver is to reproduce original signal. This is done by process called demodulation or detection.



The signal received is  $x(t)$ . It is a weak signal as noise is present in the signal. It is amplified.

Then given to demodulation. Here base band signal is separated from modulated signal. The original base band signal is  $x(t)m'(t)$ . This is given to destination.

→ Destination :- Here message

signal is converted in to original form using OP transducer & then given to destination.

→ Explain noise, noise factor & noise figure & signal

to noise ratio:-

→ Noise: This is an unwanted

disturbance / signal in communication s/m.

→ Signal to Noise Ratio:- (SNR)

SNR is defined as ratio of signal power (S) to noise power (N). It is expressed in decibels (dB).

$$SNR = \frac{P_{\text{signal}}}{P_{\text{noise}}} = \frac{\text{Wanted}}{\text{unwanted}}$$

$$\frac{P_s}{P_n} = \frac{S}{N}$$

$$P_s = \frac{V_s^2}{R} \quad P_n = \frac{V_n^2}{R}$$

$$\frac{S}{N} = \frac{P_s}{P_n} = \frac{V_s^2/R}{V_n^2/R}$$

$$\frac{S}{N} = \frac{P_s}{P_n} = \frac{V_s^2}{V_n^2}$$

$V_s$  → signal voltage  
 $V_n$  → noise voltage

$$(SNR)_{dB} = 20 \log \left( \frac{V_s^2}{V_n^2} \right)$$

$$\left( \frac{S}{N} \right)_{dB} = 20 \log \left( \frac{V_s}{V_n} \right)$$

n  
2  
8

Ex - In a circuit signal and noise vltgs are 3.5mV and 0.75mV respectively. find SNR in dB.

$$\left( \frac{S}{N} \right)_{dB} = 20 \log \left( \frac{3.5}{0.75} \right)$$

$$= \underline{\underline{13.38 \text{ dB}}}$$

→ Noise factor (F)


$$F = \frac{SNR \text{ at i/p}}{SNR \text{ at o/p}}$$

→ Noise figure (NF)

$$NF = 10 \log F$$

$$NF = 10 \log \left( \frac{SNR_{i/p}}{SNR_{o/p}} \right)$$

## Types of Communication Systems



→ Communication S/m based on physical Infrastructure:

→ Line Communication System:

Use power lines to transfer data from one point to another point

→ Simplex/Duplex Communication:

Sends information in one (Simplex) or more than one direction (Duplex).

→ Communication S/m Based on Signal Specification:

→ Based on nature of <sup>baseband</sup> signal:

→ Analog Comm S/m:

Communication through analog signals Ex: Audio, Video

→ Digital Comm S/m:

Communication through digital signals  
Ex: HDTV

→ Based on Nature of Transmitted Signal:

→ Base band Comm S/m:

Base band signals transmitted without translating to higher freq's.

→ Carrier Comm S/m:

Base Band signals are mixed with high freq signals and transmitted.

→ Multiplexing:

Multiplexing is a process that allows more than one signal to be transmitted through a single channel.

Multiplexing is done through modulation.


In multiplexing each baseband signals are modulated with diff carrier frequencies and transmitted.

At the receiver transmitted signals are separated based on their carrier freq's.

## → Modulation :-

Modulation is the process in which any one parameter (Amplitude, freq, phase) is varied in accordance with the message signal with other parameters constant.

### Modulation



AM - Amplitude Modulation } Analog Modulation  
 FM - Frequency Modulation }  
 PM - Phase Modulation }

ASK - Amplitude Shift Keying  
 FSK - Frequency Shift Keying  
 PSK - Phase Shift Keying



→ List the advantages of Digital Communication over Analog Communication.

→ Communication using Digital Signals are stable and less prone to noise.

→ Digital Signals use discrete values to represent data.

→ Digital Signals use less power.

→ Digital Signals are not corrupted during data transmission.

→ Briefly describe <sup>analog</sup> modulation types in detail.

→ Amplitude Modulation :- Is

the process in which amplitude of the carrier signal is varied in accordance with the message signal with freq and phase constant.


The amplitude of carrier increase with increase in amplitude of  $m(t)$  and decreases with decrease in amplitude of  $m(t)$ .

Digital Modulation

## → Amplitude Modulation :- (AM)

Is the process in which amplitude of carrier signal varies with message signal. Freq and phase of carrier are constant.

used for long distance transmission.




Carrier signal represented by  $c(t) = A_c \cos(2\pi f_c t)$

Message signal represented by  $m(t) = A_m \cos(2\pi f_m t)$ .

$A_m$  → Amplitude of  $m(t)$   
 $A_c$  → Amplitude of  $c(t)$   
 $f_m$  → freq of  $m(t)$   
 $f_c$  → freq of  $c(t)$


## Frequency Modulation

Is the process in which frequency of the carrier is varied with the message signal. Amp and phase are constant. Freq increases for if amplitude increases. Freq of carrier decreases if amplitude decreases. used for short distance communication.



## Phase Modulation

Phase of the carrier is varied with the message signal. Amplitude and freq are constant.



Phase modulated signal

## → Radio Wave Propagation -

Radio waves exhibit properties of light with the velocity  $3 \times 10^8$  m/s.


These are electromagnetic waves that consists of electric fields and magnetic field components.

Radio waves travel from one end to another end.

Radio propagation is the way of transmitting radio signals through different ways.

## → Ground Wave or Surface Wave

Ground wave travel from transmitting antenna to receiving antenna over the earth's surface.




freq range : 30 kHz - 3 MHz  
 Transmission distance : 100 - 1000 km

→ Space or Tropospheric Wave:

In this radio wave move on earth's troposphere on two components.


→ Direct line of sight from transmitting to receiving antenna

→ Indirect or ground reflected wave from transmitting antenna to ground and then to receiving antenna.



radio waves move in earth's troposphere within about 0-12km over surface of the earth.  
freq range is 3MHz - 30MHz

→ Space wave propagation?



Radio waves transmitted from transmitter reach the receiver after reflection from the ionosphere (earth's upper atmosphere).

→ Digital Modulation Schemes:



In communication if the base band signal consists of 1's and 0's (binary data) then it is called digital communication.


If the amplitude or frequency or phase of the carrier changes with binary data then it is called digital modulation schemes.

The digital modulation schemes are:




- Amplitude Shift Keying (ASK)
- Frequency Shift Keying (FSK)
- Phase Shift Keying (PSK)

→ ASK: The amplitude of the carrier exists if base band signal is 1 and amplitude of carrier is 0 if base band signal is 0.






→ FSK :- The freq of the carrier increases w<sup>o</sup> if base band signal is 1 and decreases if base band signal is 0.





→ PSK :- The phase of the carrier changes whenever base band signal has transition from 0 to 1 and vice versa.



→ Radio Signal Transmission :-

The wireless transmitter accepts four different binary stream of bits.

Transmitter operates in two stages

→ Quadrature phase shift keying (QPSK)

Q. QPSK TX with W/F and Constellation Diagram  
and Analog Transmitter.

PAGE NO: \_\_\_\_\_  
DATE: \_\_\_\_\_

Transmitted bits: 00 10 11 01

Modulator (QPSK)


$\phi = 0^\circ, 90^\circ, 180^\circ, 270^\circ$



Analog Transmitter

QPSK: Is a modulation technique

in which modulator takes two bits at a time. Two symbols are modulated at a time. The carrier is varied as per the symbols with phase change.

| Symbols | Phase change $\phi$ |
|---------|---------------------|
| 00      | $0^\circ$           |
| 10      | $90^\circ$          |
| 01      | $180^\circ$         |
| 11      | $270^\circ$         |





The analog transmitter transmits the modulated wave. This generates radio wave is generated and transmitted.

### Constellation Diagrams:-



Q → Describe Radio Signal Transmission


→ Transmission Modes in Mobile Communication System

Long Term Evolution (LTE) is a standard for wireless broadband communication for mobile devices marketed as 4G. LTE uses four modulation schemes

- Binary phase shift keying.
- Quadrature phase shift keying.
- 16-Quadrature Amplitude Modulation (16-QAM)
- 64-Quadrature Amplitude Modulation (64-QAM).

→ BPSK: BPSK is binary

Shift keying uses two states 0 and 1 representing phase shift of  $0^\circ$  &  $180^\circ$ .






→ QPSK: Sends two bits at a time using 4 states (00, 10, 01, 11) with phases  $0^\circ, 90^\circ, 180^\circ, 270^\circ$ . It has 2 bits/symbol.

→ 16 QAM: uses 4 bits/symbol. So has  $2^4 = 16$  states.

→ 64 QAM: uses 6 bits/symbol. So has  $2^6 = 64$  states.

→ Consider full binary data & sketch ASK, FSK and PSK.



→ Describe Multiple Access Techniques.

Multiple Access Technique:

Is a technique to provide communication service to multiple users over a single channel.

It allows multiple mobile users share the allotted spectrum.

There are 3 types: (FDMA)

→ Frequency Division Multiplexing: <sup>Access</sup>

The available freq band is split into smaller freq bands and assigned to users.


→ Time Division Multiplexing: (TDMA) Access

Various users can transmit at same freq band at different times.


→ Code Division Multiple Access (CDMA)

Mobiles receive signals on the same freq and at same time, but signals are labelled by use of code.

(3G technologies are built)



FDMA




TDMA

## Duplexing:-

Duplexing is a technique where users send information simultaneously to base station while receiving information from base station.

Wireless telephony applies duplexing technique

### → Freq Division Duplexing:- (FDD)




Signal from mobile to BS is uplink and BS to mob is downlink.

In FDD BS will transmit & receive at same time but using diff freq's.

### → Time Division Duplexing (TDD)





BS transmit & receive signals on the same freq but at different times.

